5秒后页面跳转
M38510/37103B2A PDF预览

M38510/37103B2A

更新时间: 2023-06-19 15:35:11
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器
页数 文件大小 规格书
6页 99K
描述
具有清零和预置端的双路负边沿触发式 J-K 触发器 | FK | 20 | -55 to 125

M38510/37103B2A 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP-16针数:16
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
Factory Lead Time:6 weeks风险等级:5.11
Is Samacsys:N系列:ALS
JESD-30 代码:R-GDIP-T16长度:19.56 mm
负载电容(CL):50 pF逻辑集成电路类型:J-K FLIP-FLOP
最大频率@ Nom-Sup:25000000 Hz最大I(ol):-0.0004 A
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):4.5 mAProp。Delay @ Nom-Sup:18 ns
传播延迟(tpd):24 ns认证状态:Not Qualified
施密特触发器:No座面最大高度:5.08 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:NEGATIVE EDGE
宽度:6.92 mm最小 fmax:25 MHz
Base Number Matches:1

M38510/37103B2A 数据手册

 浏览型号M38510/37103B2A的Datasheet PDF文件第2页浏览型号M38510/37103B2A的Datasheet PDF文件第3页浏览型号M38510/37103B2A的Datasheet PDF文件第4页浏览型号M38510/37103B2A的Datasheet PDF文件第5页浏览型号M38510/37103B2A的Datasheet PDF文件第6页 
SN54ALS112A, SN74ALS112A  
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS  
WITH CLEAR AND PRESET  
SDAS199A – APRIL 1982 – REVISED DECEMBER 1994  
SN54ALS112A . . . J PACKAGE  
SN74ALS112A . . . D OR N PACKAGE  
(TOP VIEW)  
Fully Buffered to Offer Maximum Isolation  
From External Disturbance  
Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
1CLK  
1K  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
1CLR  
2CLR  
2CLK  
2K  
1J  
1PRE  
1Q  
TYPICAL MAXIMUM TYPICAL POWER  
CLOCK  
FREQUENCY  
(MHz)  
DISSIPATION  
PER FLIP-FLOP  
(mW)  
TYPE  
1Q  
11 2J  
10  
9
2Q  
2PRE  
2Q  
GND  
ALS112A  
50  
6
description  
SN54ALS112A . . . FK PACKAGE  
(TOP VIEW)  
These devices contain two independent J-K  
negative-edge-triggered flip-flops. A low level at  
the preset (PRE) or clear (CLR) inputs sets or  
resets the outputs, regardless of the levels of the  
other inputs. When PRE and CLR are inactive  
(high), data at the J and K inputs meeting the  
setup-time requirements is transferred to the  
outputs on the negative-going edge of the clock  
pulse (CLK). Clock triggering occurs at a voltage  
level and is not directly related to the fall time of the  
clock pulse. Following the hold-time interval, data  
at the J and K inputs may be changed without  
affecting the levels at the outputs. These versatile  
flip-flops can perform as toggle flip-flops by tying  
J and K high.  
3
2
1 20 19  
18  
1J  
1PRE  
NC  
4
5
6
7
8
2CLR  
2CLK  
NC  
17  
16  
15  
14  
1Q  
2K  
1Q  
2J  
9 10 11 12 13  
NC – No internal connection  
The SN54ALS112A is characterized for operation over the full military temperature range of 55°C to 125°C.  
The SN74ALS112A is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUTS  
PRE  
L
CLR  
H
CLK  
X
J
X
X
X
L
K
X
X
X
L
Q
H
L
Q
L
H
L
X
H
H
L
L
X
H
H
H
Q
Q
0
0
H
H
H
L
L
H
L
H
H
H
H
X
L
H
H
H
H
X
Toggle  
H
H
H
Q
Q
0
0
The output levels in this configuration may not meet the  
minimum levels for V . Furthermore, this configuration is  
nonstable; that is, it does not persist when either PRE or  
CLR returns to its inactive (high) level.  
OH  
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与M38510/37103B2A相关器件

型号 品牌 获取价格 描述 数据表
M38510/37103B2X ACTEL

获取价格

J-K Flip-Flop, TTL/H/L Series, 1-Func, Positive Edge Triggered, 2-Bit, Complementary Outpu
M38510/37103BEA TI

获取价格

具有清零和预置端的双路负边沿触发式 J-K 触发器 | J | 16 | -55 to 1
M38510/37103BEX ACTEL

获取价格

ALS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
M38510/37103BFX ACTEL

获取价格

J-K Flip-Flop, TTL/H/L Series, 1-Func, Positive Edge Triggered, 2-Bit, Complementary Outpu
M38510/37104B2A TI

获取价格

具有三态输出的八路边沿触发式 D 型触发器 | FK | 20 | -55 to 125
M38510/37104BRA TI

获取价格

具有三态输出的八路边沿触发式 D 型触发器 | J | 20 | -55 to 125
M38510/37104BRX ACTEL

获取价格

ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20
M38510/37104BSX ACTEL

获取价格

Bus Driver, ALS Series, 1-Func, 8-Bit, True Output, TTL, CDFP20, CERAMIC, DFP-20
M38510/37201B2A TI

获取价格

具有清零端的六路 D 型触发器 | FK | 20 | -55 to 125
M38510/37201BEA TI

获取价格

具有清零端的六路 D 型触发器 | J | 16 | -55 to 125