ISL78419
Application Diagram
VIN
AVDD
AVDD
L1 10µH
LX
C1, 2
20µF
D1
C4, 5, 6
30µF
C7
0.1µF
SW
R1
73.2k
VIN
C32
0.1µF
PGND
AVDD BOOST
CONTROLLER
VIN
EN
SS
SEQUENCER
FREQ
R2 8.06k
FB
COMP
R12 5.5k C20 15nF
D4
Q1
L_IN
VOFF
C16
LDO VIN
C25
1µF
VLOGIC
C11 C15
0.1µF 1µF
R6 1k
1µF
Z1
L_OUT
VLOGIC
SW
AVDD
LDO
C24
2.2µF
C8
47nF
C10
47nF
R17
8.25k
VON
R18
3.92k
D2 C9
1µF
D3
C12
1µF
VFLK
VGH
ADJ
C17
C14
1nF
VDPM
C28
0.1µF
SCL
100pF
CE
RE
GPM
R9
10k
SDA
RSET
POS
VGH GPM
R5 100k
DCP
VGHM
R22 22k
GPM_LO
133k
R8
AVDD
VGH
C18
0.47µF
R14 85k
R7
83k
R26 100k
AVDD
OUT
VDIV
AVDD
VIN
VCOM
VOLTAGE
DETECTOR
C19
0.47µF
VCOM OP
OPEN
R15 115k
NEG
CD2
C26 1nF
RESET
RESET
THERMAL PAD
R16
10k
VLOGIC
Pin Descriptions
PIN#
SYMBOL
DESCRIPTION
1
FB
AV boost converter feedback. Connect to the center of a voltage divider between AV and GND to set the AV voltage.
DD
DD
DD
2
PGND
CE
Power ground
3
Gate Pulse Modulator Delay Control. Connect a capacitor between this pin and GND to set the delay time.
Gate Pulse Modulator Slew Control. Connect a resistor between this pin and GND to set the falling slew rate.
Gate Pulse Modulator High Voltage Input. Place a 0.1µF decoupling capacitor close to the VGH pin.
Gate Pulse Modulator Output for gate driver IC
4
RE
5
VGH
6
VGHM
VFLK
VDPM
7
Gate Pulse Modulator Control input from T
CON
8
Gate Pulse Modulator Enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A current
source charges the capacitor on VDPM.
9
GPM_LO Gate Pulse Modulator Low Voltage Input; place a 0.47µF decoupling capacitor close to the GPM_LO pin.
10
11
AVDD
SCL
DCP and VCOM amplifier high voltage analog supply; place a 0.47µF decoupling capacitor close to the AVDD pin.
2
I C compatible clock input
FN8292 Rev 3.00
June 27, 2014
Page 3 of 20