5秒后页面跳转
IMP705CUA PDF预览

IMP705CUA

更新时间: 2024-01-17 16:05:43
品牌 Logo 应用领域
IMP 监控
页数 文件大小 规格书
9页 167K
描述
LOW-POWER レP SUPERVISOR CIRCUITS

IMP705CUA 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:SOP, SOP8,.25Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.91Is Samacsys:N
模拟集成电路 - 其他类型:POWER SUPPLY SUPPORT CIRCUITJESD-30 代码:R-PDSO-G8
JESD-609代码:e0端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:1.2/5 V
认证状态:Not Qualified子类别:Power Management Circuits
最大供电电流 (Isup):0.14 mA表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
Base Number Matches:1

IMP705CUA 数据手册

 浏览型号IMP705CUA的Datasheet PDF文件第1页浏览型号IMP705CUA的Datasheet PDF文件第2页浏览型号IMP705CUA的Datasheet PDF文件第3页浏览型号IMP705CUA的Datasheet PDF文件第5页浏览型号IMP705CUA的Datasheet PDF文件第6页浏览型号IMP705CUA的Datasheet PDF文件第7页 
IMP705/6/7/8, 813L  
Pin Descriptions  
Pin Number  
IMP707/708  
IMP705/706  
IMP813L  
DIP/SO MicroSO DIP/SO MicroSO DIP/SO MicroSO Name  
Function  
Manual RESET input. The active LOW input triggers a reset  
pulse. A 250µA pull-up current allows the pin to be driven  
by TTL / CMOS logic or shorted to ground with a switch.  
1
3
1
3
1
3
MR  
2
3
4
5
2
3
4
5
2
3
4
5
VCC  
+5V power supply input.  
GND  
Ground reference for all signals.  
Power-fail voltage monitor input. With PFI less than  
1.25V, PFO goes low. Connect PFI to ground or VCC  
when not used.  
4
5
6
7
4
5
6
7
4
5
6
7
PFI  
PFO  
Power-fail output. The output is active LOW and sinks  
current when PFI is less than 1.25V.  
Watchdog input. WDI controls the internal watchdog  
timer. A HIGH or LOW signal for 1.6sec at WDI  
allows the internal timer to run-out, setting WDO LOW.  
The watchdog function is disabled by floating WDI or  
by connecting WDI to a high-impedance three-state  
buffer. The internal watchdog timer clears when:  
RESET is asserted; WDI is three-stated; or WDI sees  
a rising or falling edge.  
6
8
6
8
WDI  
6
7
NC  
Not connected.  
Active-LOW reset output. Pulses LOW for 200ms  
when triggered, and stays low whenever VCC is below  
the reset threshold (IMP705: 4.65V, IMP705J: 4.00V,  
IMP706: 4.40V). RESET remains LOW for 200ms  
after VCC rises above the RESET threshold or MR  
goes from LOW to HIGH. A watchdog timeout will not  
trigger RESET unless WDO is connected to MR.  
7
1
1
RESET  
Watchdog output. WDO pulls LOW when the 1.6 sec  
internal watchdog timer times-out and does not go  
HIGH until the watchdog is cleared. In addition, when  
8
2
8
7
2
1
WDO  
VCC is below the reset threshold, WDO remains low.  
Unlike RESET, WDO does not have a minimum pulse  
width and as soon as VCC exceeds the reset  
threshold, WDO goes HIGH with no delay.  
8
2
RESET  
Active-HIGH reset output. RESET is the inverse of  
RESET. The IMP813L has only a RESET output.  
Feature Summary  
IMP705  
IMP706  
IMP707  
IMP708  
IMP813L  
Power-fail detector  
Brownout detection  
Manual RESET input  
Power-up/down RESET  
Watchdog timer  
Active-HIGH RESET output  
Active-LOW RESET output  
RESET threshold  
4.65V/4.00V  
4.40V  
4.65V  
4.40V  
4.65V  
408-432-9100/www.impweb.com  
© 1999 IMP, Inc.  
4

与IMP705CUA相关器件

型号 品牌 获取价格 描述 数据表
IMP705EPA IMP

获取价格

LOW-POWER レP SUPERVISOR CIRCUITS
IMP705ESA IMP

获取价格

LOW-POWER レP SUPERVISOR CIRCUITS
IMP705JCPA ETC

获取价格

Power Supply Supervisor
IMP705JCSA ETC

获取价格

Power Supply Supervisor
IMP705JCUA ETC

获取价格

Power Supply Supervisor
IMP705JEPA ETC

获取价格

Power Supply Supervisor
IMP705JESA ETC

获取价格

Power Supply Supervisor
IMP706 IMP

获取价格

LOW-POWER レP SUPERVISOR CIRCUITS
IMP706C/D IMP

获取价格

LOW-POWER レP SUPERVISOR CIRCUITS
IMP706CPA IMP

获取价格

LOW-POWER レP SUPERVISOR CIRCUITS