Datasheet > 存储 > SRAM> IDT71V2548SA150PFI

IDT71V2548SA150PFI

更新时间： 2024-09-27 23:08:19

品牌	Logo	应用领域
艾迪悌 - IDT		计数器静态存储器
页数	文件大小	规格书
28页	1005K
描述
128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT71V2548SA150PFI 数据手册

浏览型号IDT71V2548SA150PFI的Datasheet PDF文件第2页

浏览型号IDT71V2548SA150PFI的Datasheet PDF文件第3页

浏览型号IDT71V2548SA150PFI的Datasheet PDF文件第4页

浏览型号IDT71V2548SA150PFI的Datasheet PDF文件第5页

浏览型号IDT71V2548SA150PFI的Datasheet PDF文件第6页

浏览型号IDT71V2548SA150PFI的Datasheet PDF文件第7页

IDT71V2546S

IDT71V2548S

IDT71V2546SA

IDT71V2548SA

128K x 36, 256K x 18

3.3V Synchronous ZBT™ SRAMs

2.5V I/O, Burst Counter

Pipelined Outputs

Features

AddressandcontrolsignalsareappliedtotheSRAMduringoneclock

cycle,andtwocycleslatertheassociateddatacycleoccurs,beitread

or write.

◆

128K x 36, 256K x 18 memory configurations

◆

Supports high performance system speed - 150 MHz

(3.8 ns Clock-to-Data Access)

The IDT71V2546/48 contain data I/O, address and control signal

registers.Outputenableistheonlyasynchronoussignalandcanbeused

todisabletheoutputsatanygiventime.

AClockEnable(CEN)pinallowsoperationoftheIDT71V2546/48to

besuspendedaslongasnecessary.Allsynchronousinputsareignored

when(CEN)ishighandtheinternaldeviceregisterswillholdtheirprevious

values.

ZBT^TMFeature - No dead cycles between write and read

◆

cycles

◆

Internally synchronized output buffer enable eliminates the

need to control OE

◆

Single R/W (READ/WRITE) control pin

◆

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW1 - BW4) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 2.5V I/O Supply (VDDQ)

Optional Boundary Scan JTAG Interface (IEEE1149.1

Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser

to deselect the device when desired. If any one of these three are not

assertedwhenADV/LDislow,nonewmemoryoperationcanbeinitiated.

However,anypendingdatatransfers(readsorwrites)willbecompleted.

Thedatabuswilltri-statetwocyclesafterchipisdeselectedorawriteis

initiated.

◆

complaint)

TheIDT71V2546/48hasanon-chipburstcounter.Intheburstmode,

theIDT71V2546/48canprovidefourcyclesofdataforasingleaddress

presentedtotheSRAM.Theorderoftheburstsequenceisdefinedbythe

LBOinputpin.TheLBOpinselectsbetweenlinearandinterleavedburst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V2546/48 SRAMs utilize IDT's latest high-performance

CMOSprocessandarepackagedinaJEDECstandard14mmx20mm

100-pinthinplasticquadflatpack(TQFP)aswellasa119ballgridarray

(BGA) and 165 fine pitch ball grid array (fBGA).

◆

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine

pitch ball grid array

Description

TheIDT71V2546/48 are3.3Vhigh-speed4,718,592-bit(4.5Mega-

bit)synchronousSRAMS.Theyaredesignedtoeliminatedeadbuscycles

when turning the bus around between reads and writes, or writes and

reads. Thus, they have been given the name ZBT , or Zero Bus

Turnaround.

PinDescriptionSummary

A⁰-A¹⁷

Address Inputs

Input

Output

Input

I/O

Synchronous

Asynchronous

Synchronous

N/A

Chip Enables

CE¹, CE², CE2

Output Enable

R/W

Read/Write Signal

Clock Enable

CEN

Individual Byte Write Selects

Clock

BW¹, BW², BW³, BW4

CLK

ADV/LD

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Te s t Data Input

Synchronous

Static

LBO

TMS

Synchronous

N/A

TDI

TCK

Te s t Clo c k

TDO

Te s t Data Outp ut

Synchronous

Asynchronous

Synchronous

Static

JTAG Reset (Optional)

Sleep Mode

TRST

I/O⁰-I/O³¹, I/O^P1-I/O^P4

V^DD, V^DDQ

Data Input / Output

Core Power, I/O Power

Ground

Supply

V^SS

Static

5294 tbl 01

SEPTEMBER 2004

DSC-5294/04

12 3 4 5 6 7...28

中文翻译

下载PDF

与IDT71V2548SA150PFI相关器件

型号	品牌	获取价格	描述	数据表
IDT71V2548XS100BG	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
IDT71V2548XS100BGI	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
IDT71V2548XS100BQ	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
IDT71V2548XS100BQI	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
IDT71V2548XS100PFI	IDT	获取价格	ZBT SRAM, 256KX18, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQFP
IDT71V2548XS133BGI	IDT	获取价格	ZBT SRAM, 256KX18, 4.2ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
IDT71V2548XS133PFI	IDT	获取价格	ZBT SRAM, 256KX18, 4.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MO-136DJ, TQ
IDT71V2548XS150BQ	IDT	获取价格	ZBT SRAM, 256KX18, 3.8ns, CMOS, PBGA165, 13 X 15 MM, FBGA-165
IDT71V2548XSA133BG	IDT	获取价格	ZBT SRAM, 256KX18, 4.2ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
IDT71V2548XSA133BGI	IDT	获取价格	ZBT SRAM, 256KX18, 4.2ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119

与IDT71V2548SA150PFI相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

22
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

17
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

20
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

31

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT71V2548SA150PFI

IDT71V2548SA150PFI 数据手册

与IDT71V2548SA150PFI相关器件

与IDT71V2548SA150PFI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT71V2548SA150PFI

IDT71V2548SA150PFI 数据手册

与IDT71V2548SA150PFI相关器件

与IDT71V2548SA150PFI相关文章

您还可以找

您在本页遇到什么问题？