5秒后页面跳转
ICS1893Y-10 PDF预览

ICS1893Y-10

更新时间: 2024-09-29 21:55:11
品牌 Logo 应用领域
矽成 - ICSI /
页数 文件大小 规格书
12页 170K
描述
3.3V 10Base-T/100Base-TX Integrated PHYceiverTM

ICS1893Y-10 数据手册

 浏览型号ICS1893Y-10的Datasheet PDF文件第2页浏览型号ICS1893Y-10的Datasheet PDF文件第3页浏览型号ICS1893Y-10的Datasheet PDF文件第4页浏览型号ICS1893Y-10的Datasheet PDF文件第5页浏览型号ICS1893Y-10的Datasheet PDF文件第6页浏览型号ICS1893Y-10的Datasheet PDF文件第7页 
Integrated  
Circuit  
ICS1893AF  
Systems, Inc.  
Product Brief  
3.3V 10Base-T/100Base-TX Integrated PHYceiver™  
General  
DSP-based baseline wander correction to virtually  
eliminate killer packets across temperature range of  
-5º to +85º C.  
The ICS1893AF is a lower cost, re-packaged version of  
the ICS1893Y-10. The ICS1893AF is a fully integrated,  
Physical Layer device (PHY) that is compliant with both  
the 10Base-T and 100Base-TX CSMA/CD Ethernet  
Standard, ISO/IEC 8802-3. The ICS1893AF uses the  
same proven silicon as the ICS1893Y-10 but offers a  
lower cost solution by using a lower cost 300mil 48-lead  
SSOP package.  
Low-power, 0.35-micron CMOS (typically 400mW)  
Single-chip, fully integrated PHY provides PCS, PMA,  
PMD and AUTONEG Sublayers of the IEEE Std.  
10Base-T and 100Base-TX IEEE 8802-3 compliant  
Clock or crystal supported.  
Media Independent Interface (MII) supported.  
All parametric specifications and timing diagrams for the  
ICS1893Y-10 apply to the ICS1893AF. Refer to the  
1893 Data Sheet for detailed specifications and timings.  
Managed or Unmanaged Applications  
10M or 100M Half and Full Duplex Modes  
Auto-Negotiation with Next Page. Parallel detection  
for Legacy products.  
The ICS1893AF uses the same twisted-pair transmit and  
receive circuits as the ICS1893Y-10, and the same  
recommended board layout techniques apply to the  
ICS1893AF.  
Fully-integrated, DSP-based PMD includes:  
- Adaptive equalization and baseline wander correction  
- Transmit wave shaping and stream cipher scrambler  
- MLT-3 encoder and NRZ/NRZI encoder  
The ICS1893AF is intended for Node applications using  
the standard MII interface to the MAC.  
Highly configurable supports:  
- Node applications, managed or unmanaged  
All changes are listed in the ICS1893AF / ICS1893Y-10  
Feature Set Comparison Table on page 2.  
- 10M or 100M half and full duplex modes  
Loopback mode for Diagnostic Functions  
Small footprint 48-lead 300mil SSOP package.  
ICS1893AF Features  
Single 3.3V power supply  
Supports category 5 cables with attenuation in excess  
of 24dB at 100 MHz across a temperature range from -  
5º to +85º C.  
100Base-TX  
Clock Recovery  
Link Monitor  
Signal Detection  
Error Detection  
PCS  
PMA  
TP_PMD  
Interface  
Mux  
Integrated  
Switch  
Framer  
MLT-3  
Twisted Pair  
Interface to  
Magnetics  
Modules &  
RJ45  
CRS/COL Detection  
Parallel to Serial  
4B/5B  
Stream Cipher  
Adaptive Equalizer  
Base Line Wander  
Correction  
10/100 MII  
MAC  
Interface  
Connector  
10Base-T  
MII  
Extended  
Register  
Set  
Low  
Jitter  
Auto-  
Configuration  
and  
Negotiation  
Clock  
MII  
Synthesizer  
Status  
Management  
Interface  
LEDs &  
PHY Address  
Clock  
Power  
ICS1893 Block Diagram  
Page 1  
Document Revision: 5 April 2002  

与ICS1893Y-10相关器件

型号 品牌 获取价格 描述 数据表
ICS1893YI-10 ICSI

获取价格

3.3-V 10Base-T/100Base-TX Integrated PHYceive
ICS1893YI-10LF IDT

获取价格

Interface Circuit, CMOS, PQFP64, 10 X 10 MM, LEAD FREE, TQFP-64
ICS1894-32 IDT

获取价格

10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
ICS1894-32_1 IDT

获取价格

10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
ICS1894-32_10 IDT

获取价格

10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
ICS1894-40 IDT

获取价格

10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
ICS1894-40_10 IDT

获取价格

10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
ICS1894-40_11 IDT

获取价格

10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
ICS18LF05NCM1-FB CARLOGAVAZZI

获取价格

Proximity Inductive Sensors
ICS18LF05NOM1-FB CARLOGAVAZZI

获取价格

Proximity Inductive Sensors