CONTENTS
Chapter 1 Introduction....................................................................5
1.1 Features ..................................................................................................5
1.2 Block diagram ........................................................................................6
1.3 PINS Definition......................................................................................7
1.3.1 STC15F101E series Pin Definition .......................................................................7
1.3.2 STC15F204EA series Pin Definition.....................................................................8
1.3.3 STC15S204EA series Pin Definition.....................................................................9
1.4 STC15F101E series Minimum Application System ............................10
1.5 STC15F101E series Typical Application Circuit (for ISP) ..................11
1.6 PINS Descriptions of STC15F101E series...........................................12
1.7 Package Drawings ................................................................................13
1.8 STC15Fxx series MCU naming rules ..................................................19
1.8.1 STC15F101E series MCU naming rules .............................................................19
1.8.2 STC15F204EA series MCU naming rules...........................................................20
Chapter 2 Clock, Power Management, Reset ...............................21
2.1 Clock ....................................................................................................21
2.2 Power Management..............................................................................22
2.2.1 Idle Mode..............................................................................................................22
2.2.2 Slow Down Mode.................................................................................................23
2.2.3 Power Down (PD) Mode (Stop Mode).................................................................25
2.3 Reset ......................................................................................................31
2.3.1 Reset pin .............................................................................................................31
2.3.2 Software Reset ....................................................................................................31
2.3.3 Power-On Reset (POR) ........................................................................................31
2.3.4 MAX810 Power-On-Reset delay.........................................................................32
2.3.5 Low Voltage Detection ........................................................................................32
2.3.6 Watch-Dog-Timer................................................................................................36
Chapter 3 Memory Organization ..................................................41
3.1 Program Memory ..................................................................................41
3.2 SRAM....................................................................................................42
Chapter 4 Configurable I/O Ports .................................................44
2