5秒后页面跳转
HSD16M64D16A-F10 PDF预览

HSD16M64D16A-F10

更新时间: 2024-01-20 22:38:59
品牌 Logo 应用领域
HANBIT 动态存储器
页数 文件大小 规格书
10页 155K
描述
Synchronous DRAM Module 128Mbyte (16Mx64bit), DIMM based on 8Mx8, 4Banks, 4K Ref., 3.3V

HSD16M64D16A-F10 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.75
Is Samacsys:NBase Number Matches:1

HSD16M64D16A-F10 数据手册

 浏览型号HSD16M64D16A-F10的Datasheet PDF文件第2页浏览型号HSD16M64D16A-F10的Datasheet PDF文件第3页浏览型号HSD16M64D16A-F10的Datasheet PDF文件第4页浏览型号HSD16M64D16A-F10的Datasheet PDF文件第5页浏览型号HSD16M64D16A-F10的Datasheet PDF文件第6页浏览型号HSD16M64D16A-F10的Datasheet PDF文件第7页 
HANBit  
HSD16M64D16A  
Synchronous DRAM Module 128Mbyte (16Mx64bit), DIMM based on  
8Mx8, 4Banks, 4K Ref., 3.3V  
Part No. HSD16M64D16A  
GENERAL DESCRIPTION  
The HSD16M64D16A is a 16M x 64 bit Synchronous Dynamic RAM high-density memory module. The module consists  
of sixteen CMOS 8M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil packages and 2K EEPROM in 8-pin  
TSSOP package on a 168-pin glass-epoxy. Two 0.33uF-decoupling capacitors are mounted on the printed circuit board in  
parallel for each SDRAM. The HSD16M64D16A is a DIMM (Dual in line Memory Module) and is intended for mounting  
into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O  
transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same  
device to be useful for a variety of high bandwidth, high performance memory system applications All module  
components may be powered from a single 3.3V DC power supply and all inputs and outputs are LVTTL-compatible.  
FEATURES  
Part Identification  
HSD16M64D16A-F/10L : 100MHz (CL=3)  
HSD16M64D16A-F/10 : 100MHz (CL=2)  
HSD16M64D16A-F/12 : 125MHz (CL=3)  
HSD16M64D16A-F/13 : 133MHz (CL=3)  
F means Auto & Self refresh with Low-Power (3.3V)  
Burst mode operation  
Auto & self refresh capability (4096 Cycles/64ms)  
LVTTL compatible inputs and outputs  
Single 3.3V ±0.3V power supply  
MRS cycle with address key programs  
- Latency (Access from column address)  
- Burst length (1, 2, 4, 8 & Full page)  
- Data scramble (Sequential & Interleave)  
All inputs are sampled at the positive going edge of the system clock  
The used device is 8M x 8bit x 4Banks SDRAM  
URL: www.hbe.co.kr  
REV 1.0 (August.2002)  
1
HANBit Electronics Co.,Ltd  

与HSD16M64D16A-F10相关器件

型号 品牌 描述 获取价格 数据表
HSD16M64D16A-F10L HANBIT Synchronous DRAM Module 128Mbyte (16Mx64bit), DIMM based on 8Mx8, 4Banks, 4K Ref., 3.3V

获取价格

HSD16M64D16A-F12 HANBIT Synchronous DRAM Module 128Mbyte (16Mx64bit), DIMM based on 8Mx8, 4Banks, 4K Ref., 3.3V

获取价格

HSD16M64D16A-F13 HANBIT Synchronous DRAM Module 128Mbyte (16Mx64bit), DIMM based on 8Mx8, 4Banks, 4K Ref., 3.3V

获取价格

HSD16M64D8A HANBIT Synchronous DRAM Module 128Mbyte (16Mx64bit),DIMM based on 16Mx8, 4Banks, 4K Ref., 3.3V

获取价格

HSD16M64D8A-10 HANBIT Synchronous DRAM Module 128Mbyte (16Mx64bit),DIMM based on 16Mx8, 4Banks, 4K Ref., 3.3V

获取价格

HSD16M64D8A-10L HANBIT Synchronous DRAM Module 128Mbyte (16Mx64bit),DIMM based on 16Mx8, 4Banks, 4K Ref., 3.3V

获取价格