Input/Output Functional Descriptions
Symbol
Type
Function
CK0_t, CK0_c,
CK1_t, CK1_c
Clock: CK_t and CK_c are differential clock inputs. All address and control input signals
are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
Input
Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and
device input buffers and output drivers. Taking CKE LOW provides Precharge Power-
Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in
any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vref
CKE0, CKE1
Input have become stable during the power on and initialization sequence, they must be
maintained during all operations (including Self-Refresh). CKE must be maintained high
throughout read and write accesses. Input buffers, excluding CK_t, CK_c, ODT and
CKE, are disabled during power-down. Input buffer, excluding CKE, are disabled during
Self-Refresh.
Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides
for external Rank selection. CS_n is considered part of the command code.
CS0_n, CS1_n,
CS2_n, CS3_n
Input
Chip ID: Chip ID is only used for 3DS for 2,4,8 high stack via TSV to select each slice of
stacked component. Chip ID is considered part of the command code.
C0, C1, C2
Input
On-Die Termination: ODT (registered HIGH) enables RTT_NOM termination resistance
internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t,
DQS_c and DM_n/DBI_n signal. The ODT pin will be ignored if MR1 is programmed to
ODT0, ODT1
Input
disable RTT_NOM.
Activation Command Input: ACT_n defines the Activation command being entered
Input along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 will be
considered as Row Address A16, A15, and A14.
ACT_n
Command Inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define
the command being entered. These pins are multi-function. For example, for activation
Input with ACT_n Low, the pins are Addresses A16, A15, and A14 but for non-activation
commands with ACT_n High, these are Command pins for Read, Write, and other
commands defined in the command truth table.
RAS_n/A16,
CAS_n/A15,
WE_n/A14
Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or
Input Precharge command is being applied. BG0 also detemines which mode register is to be
accessed during a MRS cycle.
BG0 - BG1
BA0 - BA1
Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write, or
Input Precharge command is being applied. Bank address also determines which mode
register is to be is to be accessed during a MRS cycle.
Address Inputs: Provide the row address for ACTIVATE Commands and the column
address for Read/Write commands to select one location out of the memory array in
the respective bank. A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15, and WE_n/A14 have
additional functions. See other rows. The address inputs also provide the op-code
A0 - A17
Input
during Mode Register Set commands. A17 is only defined for 16 Gb x4 SDRAM
configurations.
Rev. 1.1 / Jul.2018
6
5秒后页面跳转
一文带你解读74HC244资料手册：特性、应用场景、封装方式、引脚配置说明、电气参数、推荐替代型号
AD623资料手册解读：特性、应用、封装、引脚功能及电气参数
RT9193资料手册解读：RT9193引脚功能、电气参数、替换型号推荐
VIPER22A的资料手册解读、引脚参数说明、代换型号推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
