Pin Descriptions
Pin Name
Description
Pin Name
Description
SDRAM address bus
SDRAM bank select
SCL
SDA
A0-A16
BA0, BA1
BG0, BG1
I2C serial bus clock for SPD-TSE
I2C serial bus line for SPD-TSE
I2C slave address select for SPD-TSE
SDRAM parity input
SDRAM bank group select
SDRAM row address strobe
SDRAM column address strobe
SDRAM write enable
SA0-SA2
PARITY
VDD
RAS_n1
CAS_n2
WE_n3
SDRAM I/OO and core power supply
SDRAM activating power supply
VPP
CS0_n, CS1_n,
CS2_n, CS3_n
Rank Select Lines
C0, C1
VREFCA
VSS
Chip ID lines for 3DS components
SDRAM command/address reference
supply
CKE0, CEK1
ODT0, ODT1
SDRAM clock enable lines input
SDRAM on-die termination control
lines input
Power supply return (ground)
ACT_n
DQ0-DQ63
CB0-CB7
SDRAM activate
VDDSPD
ALERT_n
Serial SPD-TSE positive power supply
SDRAM ALERT_n output
DIMM memory data bus
DIMM ECC check bits
SDRAM data strobes
DQS0_t-DQS8_t
DQS0_c-DQS8_c
RESET_n
EVENT_n
VTT
Set DRAMs to a Known State
(positive line of differential pair)
SDRAM data strobes
SPD signals a thermal event has
occurred
(negative line of differential pair)
SDRAM data masks/data bus inersion
(x8-based x72 DIMMs)
DM0_n-DM8_n,
DBI0_n-DBI8_n
SDRAM I/O termination supply
No connection
SDRAM clock (positive line of differen-
tial pair)
CK0_t, CK1_t
CK0_c, CK1_c
NC
SDRAM clock (positive line of differen-
tial pair)
1. RAS_n is a multiplexed function with A16.
2. CAS_n is a multiplexed function with A15.
3. WE_n is a multiplexed function with A14.
Rev. 1.1 / Aug.2019
5