5秒后页面跳转
HMA82GU7MFR8N-PB PDF预览

HMA82GU7MFR8N-PB

更新时间: 2024-01-11 21:25:02
品牌 Logo 应用领域
海力士 - HYNIX 时钟
页数 文件大小 规格书
61页 928K
描述
Memory IC, 2GX72, CMOS,

HMA82GU7MFR8N-PB 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:, DIMM288,33Reach Compliance Code:compliant
风险等级:5.84最长访问时间:0.225 ns
最大时钟频率 (fCLK):800 MHzI/O 类型:COMMON
内存密度:154618822656 bit内存宽度:72
端子数量:288字数:2147483648 words
字数代码:2000000000最高工作温度:85 °C
最低工作温度:组织:2GX72
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装等效代码:DIMM288,33电源:1.2 V
认证状态:Not Qualified刷新周期:8192
子类别:Other Memory ICs标称供电电压 (Vsup):1.2 V
表面贴装:NO技术:CMOS
温度等级:OTHERBase Number Matches:1

HMA82GU7MFR8N-PB 数据手册

 浏览型号HMA82GU7MFR8N-PB的Datasheet PDF文件第2页浏览型号HMA82GU7MFR8N-PB的Datasheet PDF文件第3页浏览型号HMA82GU7MFR8N-PB的Datasheet PDF文件第4页浏览型号HMA82GU7MFR8N-PB的Datasheet PDF文件第6页浏览型号HMA82GU7MFR8N-PB的Datasheet PDF文件第7页浏览型号HMA82GU7MFR8N-PB的Datasheet PDF文件第8页 
Pin Descriptions  
Pin Name  
Description  
Pin Name  
Description  
I2C serial bus clock for SPD/TS and reg-  
ister  
A0-A171  
BA0, BA1  
BG0, BG1  
Register address input  
SCL  
I2C serial data line for SPD/TS and reg-  
ister  
Regsiter bank select input  
SDA  
I2C slave address select for SPD/TS and  
register  
Regsiter bank group select input  
SA0-SA2  
RAS_n2  
CAS_n3  
WE_n4  
Register row address strobe input  
Register column address strobe input  
Register write enable input  
PAR  
VDD  
Register parity input  
SDRAM core power  
CS0_n, CS1_n,  
CS2_n, CS3_n  
Optional Power Supply on socket but  
not used on RDIMM  
DIMM Rank Select Lines input  
Register clock enable lines input  
12V  
VREFCA  
VSS  
SDRAM command/address reference  
supply  
CKE0, CEK1  
ODT0, ODT1  
Register on-die termination control  
lines input  
Power supply return (ground)  
ACT_n  
DQ0-DQ63  
CB0-CB7  
Register input for activate input  
DIMM memory data bus  
DIMM ECC check bits  
VDDSPD  
ALERT_n  
VPP  
Serial SPD/TS positive power supply  
Register ALERT_n output  
SDRAM Supply  
TDQS9_t-TDQS17_t Dummy loads for mixed populations of  
TDQS_c-TDQS17_c x4 based and x8 based RDIMMs.  
Data Buffer data strobes  
DQS0_t-DQS17_t  
Set Register and SDRAMs to a Known  
State  
RESET_n  
EVENT_n  
VTT  
(positive line of differential pair)  
SPD signals a thermal event has  
occurred  
DBI0_n-DBI8_n Data Bus Inversion  
Register clock input (positive line of dif-  
CK0_t, CK1_t  
ferential pair)  
SDRAM I/O termination supply  
Reserved for future use  
Register clock input (negative line of  
differential pair)  
CK0_c, CK1_c  
RFU  
1. Address A17 is only valid for 16Gbx4 based SDRAMs.  
2. RAS_n is a multiplexed function with A16.  
3. CAS_n is a multiplexed function with A15.  
4. WE_n is a multiplexed function with A14.  
Rev. 0.1 / Mar. 2015  
5

与HMA82GU7MFR8N-PB相关器件

型号 品牌 获取价格 描述 数据表
HMA82GU7MFR8N-TF HYNIX

获取价格

DDR4 SDRAM Unbuffered DIMM Based on 8Gb M-die
HMA82GU7MFR8N-UH HYNIX

获取价格

DDR4 SDRAM Unbuffered DIMM Based on 8Gb M-die
HMA82GU8CJR8N-UHT0 HYNIX

获取价格

ECC-UDIMM
HMA82GU8CJR8N-VKT0 HYNIX

获取价格

ECC-UDIMM
HMA84GR7CJR4N-UHT2 HYNIX

获取价格

RDIMM
HMA84GR7CJR4N-UHTD HYNIX

获取价格

RDIMM
HMA84GR7CJR4N-UHTN HYNIX

获取价格

RDIMM
HMA84GR7CJR4N-VKT3 HYNIX

获取价格

RDIMM
HMA84GR7CJR4N-VKTF HYNIX

获取价格

RDIMM
HMA84GR7CJR4N-VKTN HYNIX

获取价格

RDIMM