5秒后页面跳转
HMA81GS7AFR8N-TF PDF预览

HMA81GS7AFR8N-TF

更新时间: 2022-05-14 22:20:33
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器双倍数据速率
页数 文件大小 规格书
73页 1643K
描述
DDR4 SDRAM SO-DIMM Based on 8Gb A-die

HMA81GS7AFR8N-TF 数据手册

 浏览型号HMA81GS7AFR8N-TF的Datasheet PDF文件第2页浏览型号HMA81GS7AFR8N-TF的Datasheet PDF文件第3页浏览型号HMA81GS7AFR8N-TF的Datasheet PDF文件第4页浏览型号HMA81GS7AFR8N-TF的Datasheet PDF文件第6页浏览型号HMA81GS7AFR8N-TF的Datasheet PDF文件第7页浏览型号HMA81GS7AFR8N-TF的Datasheet PDF文件第8页 
Pin Descriptions  
Pin Name  
Description  
Pin Name  
Description  
SDRAM address bus  
SDRAM bank select  
SCL  
SDA  
A0-A16  
BA0, BA1  
BG0, BG1  
I2C serial bus clock for SPD/TS  
I2C serial bus data line for SPD/TS  
I2C slave address select for SPD/TS  
SDRAM parity input  
SDRAM bank group select  
SDRAM row address strobe  
SDRAM column address strobe  
SDRAM write enable  
SA0-SA2  
PARITY  
VDD  
RAS_n1  
CAS_n2  
WE_n3  
SDRAM I/O & core power supply  
SDRAM activating power supply  
VPP  
CS0_n, CS1_n,  
CS2_n, CS3_n  
Rank Select Lines  
C0, C1  
Chip ID lines for 3DS components  
SDRAM command/address reference  
supply  
CKE0, CEK1  
SDRAM clock enable lines  
VREFCA  
ODT0, ODT1  
ACT_n  
SDRAM on-die termination control lines  
SDRAM activate  
VSS  
Power supply return (ground)  
Serial SPD/TS positive power supply  
SDRAM ALERT_n  
VDDSPD  
ALERT_n  
DQ0-DQ63  
CB0-CB7  
DIMM memory data bus  
DIMM ECC check bits  
SDRAM data strobes  
DQS0_t-DQS8_t  
DQS0_c-DQS8_c  
RESET_n  
EVENT_n  
VTT  
Set SDRAMs to a Known State  
(positive line of differential pair)  
SDRAM data strobes  
SPD signals a thermal event has  
occurred  
(negative line of differential pair)  
SDRAM data masks/data bus inversion  
(x8-based x72 DIMMs)  
DM0_n-DM8_n,  
DBI0_n-DBI8_n  
Termination supply for the Address,  
Command and Control bus  
SDRAM clocks (positive line of differen-  
tial pair)  
CK0_t, CK1_t  
CK0_c, CK1_c  
NC  
No connection  
SDRAM clocks (negative line of differ-  
ential pair)  
1. RAS_n is a multiplexed function with A16.  
2. CAS_n is a multiplexed function with A15.  
3. WE_n is a multiplexed function with A14.  
Rev. 1.4 / Sep.2017  
5

与HMA81GS7AFR8N-TF相关器件

型号 品牌 描述 获取价格 数据表
HMA81GS7AFR8N-UH HYNIX DDR4 SDRAM SO-DIMM Based on 8Gb A-die

获取价格

HMA81GS7CJR8N HYNIX DDR4 SDRAM SO-DIMM Based on 8Gb C-die

获取价格

HMA81GS7CJR8N-UH HYNIX DDR4 SDRAM SO-DIMM Based on 8Gb C-die

获取价格

HMA81GS7CJR8N-UHT0 HYNIX ECC-SODIMM

获取价格

HMA81GS7CJR8N-VK HYNIX DDR4 SDRAM SO-DIMM Based on 8Gb C-die

获取价格

HMA81GS7CJR8N-VKT0 HYNIX ECC-SODIMM

获取价格