5秒后页面跳转
H0500KC25L PDF预览

H0500KC25L

更新时间: 2024-02-01 18:29:55
品牌 Logo 应用领域
IXYS 栅极
页数 文件大小 规格书
15页 179K
描述
Symmetrical GTO SCR, 280A I(T)RMS, 2500V V(DRM), 1125V V(RRM), 1 Element

H0500KC25L 技术参数

生命周期:Obsolete包装说明:DISK BUTTON, O-CXDB-X4
Reach Compliance Code:unknownHTS代码:8541.30.00.80
风险等级:5.75配置:SINGLE
最大直流栅极触发电流:1500 mAJESD-30 代码:O-CXDB-X4
元件数量:1端子数量:4
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装形状:ROUND
封装形式:DISK BUTTON认证状态:Not Qualified
最大均方根通态电流:280 A断态重复峰值电压:2500 V
重复峰值反向电压:1125 V表面贴装:YES
端子形式:UNSPECIFIED端子位置:UNSPECIFIED
触发设备类型:SYMMETRICAL GTO SCRBase Number Matches:1

H0500KC25L 数据手册

 浏览型号H0500KC25L的Datasheet PDF文件第2页浏览型号H0500KC25L的Datasheet PDF文件第3页浏览型号H0500KC25L的Datasheet PDF文件第4页浏览型号H0500KC25L的Datasheet PDF文件第6页浏览型号H0500KC25L的Datasheet PDF文件第7页浏览型号H0500KC25L的Datasheet PDF文件第8页 
WESTCODE An IXYS Company  
Fast Symmetrical Gate Turn-Off Thyristor type H0500KC25#  
2 Characteristics  
2.1 Instantaneous on-state voltage  
Measured using a 500µs square pulse, see also the curves of figure 2 for other values of ITM  
.
2.2 Latching and holding current  
These are considered to be approximately equal and only the latching current is measured, type test only  
as outlined below. The test circuit and wave diagrams are given in diagram 4. The anode current is  
monitored on an oscilloscope while VD is increased, until the current is seen to flow during the un-gated  
period between the end of IG and the application of reverse gate voltage. Test frequency is 100Hz with IGM  
& IG as for td of characteristic data.  
IG  
100µs  
IGM  
Gate current  
15V  
100µs  
Anode current  
unlatched condition  
Unlatched  
R1  
CT  
C1  
Anode current  
Vs  
Latched condition  
DUT  
Latched  
Gate-drive  
Diagram 4, Latching test circuit and waveforms.  
2.3 Critical dv/dt  
The gate conditions are the same as for 1.1, this characteristic is for off-state only and does not relate to  
dv/dt at turn-off. The measurement, type test only, is conducted using the exponential ramp method as  
shown in diagram 5. It should be noted that GTO thyristors have a poor static dv/dt capability if the gate is  
open circuit or RGK is high impedance. Typical values: - dv/dt<30V/µs for RGK>10 .  
Diagram 5, Definition of dV/dt.  
2.4 Off-state leakage.  
For IDRM & IRRM see notes 1.1 & 1.2 for gate leakage IGK, the off-state gate circuit is required to sink this  
leakage and still maintain minimum of –2 Volts. See diagram 6.  
Diagram 6.  
Data Sheet. Type H0500KC25# Issue 2  
Page 5 of 15  
August, 2004  

与H0500KC25L相关器件

型号 品牌 描述 获取价格 数据表
H0500KC25M IXYS Symmetrical GTO SCR, 280A I(T)RMS, 2500V V(DRM), 1000V V(RRM), 1 Element

获取价格

H0500KC25N IXYS Silicon Controlled Rectifier, 280 A, 2500 V, SYMMETRICAL GTO SCR

获取价格

H0500KC25P IXYS Symmetrical GTO SCR, 280A I(T)RMS, 2500V V(DRM), 750V V(RRM), 1 Element

获取价格

H0500KC25R IXYS Silicon Controlled Rectifier, 280 A, 2500 V, SYMMETRICAL GTO SCR

获取价格

H0500KC25S IXYS Symmetrical GTO SCR, 280A I(T)RMS, 2500V V(DRM), 500V V(RRM), 1 Element

获取价格

H0500KC25T IXYS Symmetrical GTO SCR, 280A I(T)RMS, 2500V V(DRM), 375V V(RRM), 1 Element

获取价格