5秒后页面跳转
GM71S17803C(CL) PDF预览

GM71S17803C(CL)

更新时间: 2022-01-19 20:39:00
品牌 Logo 应用领域
其他 - ETC 动态存储器
页数 文件大小 规格书
9页 105K
描述
2Mx8|5V|2K|5/6|FP/EDO DRAM - 16M

GM71S17803C(CL) 数据手册

 浏览型号GM71S17803C(CL)的Datasheet PDF文件第1页浏览型号GM71S17803C(CL)的Datasheet PDF文件第2页浏览型号GM71S17803C(CL)的Datasheet PDF文件第4页浏览型号GM71S17803C(CL)的Datasheet PDF文件第5页浏览型号GM71S17803C(CL)的Datasheet PDF文件第6页浏览型号GM71S17803C(CL)的Datasheet PDF文件第7页 
GM71C17803C  
GM71CS17803CL  
DC Electrical Characteristics (VCC = 5V+/-10%, Vss = 0V, TA = 0 ~ 70C)  
Symbol  
Parameter  
Min Max Unit Note  
V
OH  
Output Level  
Output "H" Level Voltage (IOUT = -2mA)  
2.0  
0
V
CC  
V
V
Output Level  
Output "L" Level Voltage (IOUT = 2mA)  
V
OL  
0.4  
50ns  
60ns  
70ns  
-
-
-
130  
120  
110  
I
CC1  
Operating Current  
Average Power Supply Operating Current  
(RAS, CAS Cycling: tRC = tRC min)  
mA  
mA  
mA  
1, 2  
I
I
CC2  
CC3  
Standby Current (TTL)  
Power Supply Standby Current  
(RAS, CAS = VIH, DOUT = High-Z)  
-
2
50ns  
60ns  
70ns  
-
-
-
130  
120  
RAS Only Refresh Current  
Average Power Supply Current  
RAS Only Refresh Mode  
(tRC = tRC min)  
2
110  
130  
120  
110  
1
I
CC4  
EDO Page Mode Current  
Average Power Supply Current  
EDO Page Mode  
50ns  
60ns  
70ns  
-
-
-
mA  
1, 3  
(tHPC = tHPC min)  
Standby Current (CMOS)  
Power Supply Standby Current  
(RAS, CAS >VCC - 0.2V, DOUT = High-Z)  
I
I
I
CC5  
CC6  
CC7  
-
-
mA  
uA  
150  
5
50ns  
60ns  
-
-
130  
120  
CAS-before-RAS Refresh Current  
(tRC = tRC min)  
mA  
uA  
70ns  
110  
-
-
Battery Back Up Operating Current(Standby with CBR Refresh)  
(CBR refresh, tRC=62.5us, tRAS<=0.3us,  
500  
4,5  
D
OUT=High-Z ,CMOS interface)  
Standby Current RAS = VIH  
CAS = VIL  
I
I
CC8  
CC9  
-
5
mA  
uA  
uA  
uA  
1
5
D
OUT = Enable  
Self-Refresh Mode Current  
(RAS, CAS<=0.2V, DOUT=High-Z)  
-
300  
10  
Input Leakage Current  
Any Input (0V<=VIN<= 6V)  
I
L(I)  
-10  
-10  
Output Leakage Current  
(DOUT is Disabled, 0V<=VOUT<= 6V)  
I
L(O)  
10  
Note: 1. ICC depends on output load condition when the device is selected.  
CC(max) is specified at the output open condition.  
2. Address can be changed once or less while RAS = VIL  
I
.
3. Address can be changed once or less while CAS = VIH  
4. CAS = L (<=0.2V) while RAS = L (<=0.2V).  
5. L-version.  
.
Rev 0.1 / Apr’01  

与GM71S17803C(CL)相关器件

型号 品牌 描述 获取价格 数据表
GM71S18160C(CL) ETC 1Mx16|5V|1K|5/6|FP/EDO DRAM - 16M

获取价格

GM71S18163C(CL) ETC 1Mx16|5V|1K|5/6|FP/EDO DRAM - 16M

获取价格

GM71S4400C LG 1,048,576 WORDS x 4BIT CMOS DYNAMIC RAM

获取价格

GM71S4400C-60 LG 1,048,576 WORDS x 4BIT CMOS DYNAMIC RAM

获取价格

GM71S4400C-70 LG 1,048,576 WORDS x 4BIT CMOS DYNAMIC RAM

获取价格

GM71S4400C-80 LG 1,048,576 WORDS x 4BIT CMOS DYNAMIC RAM

获取价格