FS6370-01-XTD

更新时间： 2024-02-05 16:24:49

品牌	Logo	应用领域
安森美 - ONSEMI		时钟发生器光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数	文件大小	规格书
28页	591K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

FS6370-01-XTD 数据手册

FS6370

3.0 Functional Block Description

3.1 Phase Locked Loops (PLLs)

Each of the three on-chip PLLs is a standard phase- and frequency-locked loop architecture that multiplies a reference frequency to a

desired frequency by a ratio of integers. This frequency multiplication is exact.

As shown in Figure 3, each PLL consists of a reference divider, a phase-frequency detector (PFD), a charge pump, an internal loop

filter, a voltage-controlled oscillator (VCO), and a feedback divider.

During operation, the reference frequency (f^REF), generated by the on-board crystal oscillator, is first reduced by the reference divider.

The divider value is often referred to as the modulus, and is denoted as N

the PFD.

for the reference divider. The divided reference is fed into

The PFD controls the frequency of the VCO (f^VCO) through the charge pump and loop filter. The VCO provides a high-speed, low noise,

continuously variable frequency clock source for the PLL. The output of the VCO is fed back to the PFD through the feedback divider

(the modulus is denoted by N ) to close the loop.

Figure 3: PLL Block Diagram

The PFD will drive the VCO up or down in frequency until the divided reference frequency and the divided VCO frequency appearing at

the inputs of the PFD are equal. The input/output relationship between the reference frequency and the VCO frequency is:

3.1.1. Reference Divider

The reference divider is designed for low phase jitter. The divider accepts the output of the reference oscillator and provides a divided-

down frequency to the PFD. The reference divider is an 8-bit divider, and can be programmed for any modulus from 1 to 255 by

programming the equivalent binary value. A divide-by-256 can also be achieved by programming the eight bits to 00h.

3.1.2. Feedback Divider

The feedback divider is based on a dual-modulus pre-scaler technique. The technique allows the same granularity as a fully

programmable feedback divider, while still allowing the programmable portion to operate at low speed. A high-speed pre-divider (also

called a pre-scaler) is placed between the VCO and the programmable feedback divider because of the high speeds at which the VCO

can operate. The dual-modulus technique insures reliable operation at any speed that the VCO can achieve and reduces the overall

power consumption of the divider.

For example, a fixed divide-by-eight pre-scaler could have been used in the feedback divider. Unfortunately, a divide-by-eight would

limit the effective modulus of the entire feedback divider to multiples of eight. This limitation would restrict the ability of the PLL to

Rev. 3 | Page 3 of 28 | www.onsemi.com

1 234 5 6 7...28

中文翻译

下载PDF

与FS6370-01-XTD相关器件

型号	品牌	获取价格	描述	数据表
FS6370-01-XTP	AMI	获取价格	Clock Generator, CMOS, PDSO16,
FS6377	ONSEMI	获取价格	Programmable 3-PLL Clock Generator IC
FS6377-01	AMI	获取价格	Programmable 3-PLL Clock Generator IC
FS6377-01G	AMI	获取价格	Programmable 3-PLL Clock Generator IC
FS6377-01G-XTD	ONSEMI	获取价格	Programmable 3-PLL Clock Generator IC
FS6377-01G-XTP	ONSEMI	获取价格	Programmable 3-PLL Clock Generator IC
FS6377-01I	ONSEMI	获取价格	暂无描述
FS6377-01IG	AMI	获取价格	Clock Generator, 150MHz, CMOS, PDSO16, 0.150 INCH, GREEN, SOIC-16
FS6377-01IG-XTD	ONSEMI	获取价格	Programmable 3-PLL Clock Generator IC
FS6377-01IG-XTP	ONSEMI	获取价格	Programmable 3-PLL Clock Generator IC

与FS6370-01-XTD相关文章

LM317T数据手册解读：产品特性、应用、封装与引脚详解
2024-06-14

16
一文带你了解?DB3二极管好坏判断、参数信息、替代推荐
2024-06-14

21
LM358DR数据手册：引脚说明、电气参数及替换型号推荐
2024-06-14

13
OP07CP数据手册解读：引脚信息、电子参数
2024-06-14

18

产品中心

服务支持

精选活动

关于我们

帮助中心

FS6370-01-XTD

FS6370-01-XTD 数据手册

与FS6370-01-XTD相关器件

与FS6370-01-XTD相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

FS6370-01-XTD

FS6370-01-XTD 数据手册

与FS6370-01-XTD相关器件

与FS6370-01-XTD相关文章

您还可以找

您在本页遇到什么问题？