5秒后页面跳转
FIN1532MTC PDF预览

FIN1532MTC

更新时间: 2024-09-27 22:49:03
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
6页 249K
描述
5V LVDS 4-Bit High Speed Differential Receiver

FIN1532MTC 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.46
输入特性:DIFFERENTIAL接口集成电路类型:LINE RECEIVER
接口标准:EIA-644; TIA-644JESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
湿度敏感等级:1功能数量:4
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C最大输出低电流:0.008 A
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
最大接收延迟:3 ns接收器位数:4
座面最大高度:1.2 mm子类别:Line Driver or Receivers
最大压摆率:22 mA最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

FIN1532MTC 数据手册

 浏览型号FIN1532MTC的Datasheet PDF文件第2页浏览型号FIN1532MTC的Datasheet PDF文件第3页浏览型号FIN1532MTC的Datasheet PDF文件第4页浏览型号FIN1532MTC的Datasheet PDF文件第5页浏览型号FIN1532MTC的Datasheet PDF文件第6页 
December 2001  
Revised December 2001  
FIN1532  
5V LVDS 4-Bit High Speed Differential Receiver  
General Description  
Features  
This quad receiver is designed for high speed intercon-  
nects utilizing Low Voltage Differential Signaling (LVDS)  
technology. The receiver translates LVDS levels, with a typ-  
ical differential input threshold of 100 mV, to LVTTL signal  
levels. LVDS provides low EMI at ultra low power dissipa-  
tion even at high frequencies. This device is ideal for high  
speed transfer of clock and data.  
Greater than 400Mbs data rate  
5V power supply operation  
0.5 ns maximum differential pulse skew  
3 ns maximum propagation delay  
Low power dissipation  
Power-Off protection for inputs and outputs  
The FIN1532 can be paired with its companion driver, the  
FIN1531, or any other LVDS driver.  
Fail safe protection for open-circuit, shorted and termi-  
nated receiver inputs  
Meets or exceeds the TIA/EIA-644 LVDS standard  
Pin compatible with equivalent RS-422  
and PECL devices  
16-Lead SOIC and TSSOP packages save space  
Ordering Code:  
Order Number Package Number  
Package Description  
FIN1532M  
M16A  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
FIN1532MTC  
MTC16  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Pin Descriptions  
Connection Diagram  
Pin Name  
Description  
R
OUT1, ROUT2, ROUT3, ROUT4 LVTTL Data Outputs  
RIN1+, RIN2+, RIN3+, RIN4+  
RIN1, RIN2, RIN3, RIN4−  
EN  
Non-inverting LVDS Inputs  
Inverting LVDS Inputs  
Driver Enable Pin  
EN  
VCC  
GND  
Inverting Driver Enable Pin  
Power Supply  
Ground  
Function Table  
Input  
Outputs  
RIN+  
RIN+  
ROUT  
EN  
H
H
H
X
EN  
X
X
X
L
H
L
L
H
L
Top View  
H
Fail Safe Condition  
H
H
L
H
L
L
X
L
H
X
L
Fail Safe Condition  
X
H
Z
L
H
H = HIGH Logic Level  
Z = High Impedance  
L = LOW Logic Level  
Fail Safe = Open, Shorted, Terminated  
X = Don’t Care  
© 2001 Fairchild Semiconductor Corporation  
DS500504  
www.fairchildsemi.com  

FIN1532MTC 替代型号

型号 品牌 替代类型 描述 数据表
FIN1532MTCX FAIRCHILD

功能相似

Line Receiver

与FIN1532MTC相关器件

型号 品牌 获取价格 描述 数据表
FIN1532MTCX FAIRCHILD

获取价格

Line Receiver
FIN1532MX FAIRCHILD

获取价格

Line Receiver
FIN1532MX_NL FAIRCHILD

获取价格

Line Receiver, 4 Func, 4 Rcvr, CMOS, PDSO16, 0.150 INCH, MS-012, SOIC-16
FIN2.00RD ETC

获取价格

SLEEVING 2" ID FBRGLASS 50' RED
FIN2.00RD25 ETC

获取价格

SLEEVING 2" ID FBRGLASS 25' RED
FIN2.25RD ETC

获取价格

SLEEVING 2.25" ID FBRGLASS 50'
FIN2.38RD ETC

获取价格

SLEEVING 2.375" ID FBRGLASS 50'
FIN2.38RD25 ETC

获取价格

SLEEVING 2.375" ID FBRGLASS 25'
FIN2.50RD ETC

获取价格

SLEEVING 2.5" ID FBRGLASS 50'
FIN2.50RD25 ETC

获取价格

SLEEVING 2.5" ID FBRGLASS 25'