5秒后页面跳转
EP20K60EQC240 PDF预览

EP20K60EQC240

更新时间: 2023-01-15 00:00:00
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟输入元件可编程逻辑
页数 文件大小 规格书
116页 1588K
描述
Field Programmable Gate Array

EP20K60EQC240 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:FQFP,针数:240
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.6最大时钟频率:160 MHz
JESD-30 代码:S-PQFP-G240JESD-609代码:e3
长度:32 mm专用输入次数:4
I/O 线路数量:183端子数量:240
最高工作温度:85 °C最低工作温度:
组织:4 DEDICATED INPUTS, 183 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:FQFP
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
可编程逻辑类型:LOADABLE PLD认证状态:Not Qualified
座面最大高度:4.1 mm最大供电电压:1.89 V
最小供电电压:1.71 V标称供电电压:1.8 V
表面贴装:YES温度等级:OTHER
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:32 mmBase Number Matches:1

EP20K60EQC240 数据手册

 浏览型号EP20K60EQC240的Datasheet PDF文件第2页浏览型号EP20K60EQC240的Datasheet PDF文件第3页浏览型号EP20K60EQC240的Datasheet PDF文件第4页浏览型号EP20K60EQC240的Datasheet PDF文件第5页浏览型号EP20K60EQC240的Datasheet PDF文件第6页浏览型号EP20K60EQC240的Datasheet PDF文件第7页 
APEX 20K  
Programmable Logic  
Device Family  
®
February 2002, ver. 4.3  
Data Sheet  
Industrys first programmable logic device (PLD) incorporating  
system-on-a-programmable-chip (SOPC) integration  
Features...  
MultiCoreTM architecture integrating look-up table (LUT) logic,  
product-term logic, and embedded memory  
LUT logic used for register-intensive functions  
Embedded system block (ESB) used to implement memory  
functions, including first-in first-out (FIFO) buffers, dual-port  
RAM, and content-addressable memory (CAM)  
ESB implementation of product-term logic used for  
combinatorial-intensive functions  
High density  
30,000 to 1.5 million typical gates (see Tables 1 and 2)  
Up to 51,840 logic elements (LEs)  
Up to 442,368 RAM bits that can be used without reducing  
available logic  
Up to 3,456 product-term-based macrocells  
Table 1. APEX 20K Device Features  
Note (1)  
Feature  
EP20K30E EP20K60E EP20K100 EP20K100E EP20K160E EP20K200  
EP20K200E  
Maximum  
system  
gates  
113,000  
30,000  
162,000  
60,000  
263,000  
100,000  
263,000  
404,000  
526,000  
526,000  
Typical  
gates  
100,000  
160,000  
200,000  
200,000  
LEs  
1,200  
12  
2,560  
16  
4,160  
26  
4,160  
26  
6,400  
40  
8,320  
52  
8,320  
52  
ESBs  
Maximum  
RAM bits  
24,576  
32,768  
53,248  
53,248  
81,920  
106,496  
106,496  
Maximum  
192  
128  
256  
196  
416  
252  
416  
246  
640  
316  
832  
382  
832  
376  
macrocells  
Maximum  
user I/O  
pins  
Altera Corporation  
1
DS-APEX20K-4.3  

与EP20K60EQC240相关器件

型号 品牌 获取价格 描述 数据表
EP20K60EQC240-1 ALTERA

获取价格

Loadable PLD, 1.72ns, CMOS, PQFP240, PLASTIC, QFP-240
EP20K60EQC240-1ES ETC

获取价格

FPGA
EP20K60EQC240-2ES ETC

获取价格

FPGA
EP20K60EQC240-2X ALTERA

获取价格

Loadable PLD, 2.41ns, CMOS, PQFP240, PLASTIC, QFP-240
EP20K60EQC240-3ES ETC

获取价格

FPGA
EP20K60EQI208-1ES ETC

获取价格

FPGA
EP20K60EQI208-2ES ETC

获取价格

FPGA
EP20K60EQI208-2X ROCHESTER

获取价格

LOADABLE PLD, 2.41 ns, PQFP208, PLASTIC, QFP-208
EP20K60EQI208-3ES ETC

获取价格

FPGA
EP20K60EQI208-3X ALTERA

获取价格

Loadable PLD, CMOS, PQFP208, 30.40 X 30.40 MM, 0.50 MM PITCH, PLASTIC, QFP-208