5秒后页面跳转
EL2142 PDF预览

EL2142

更新时间: 2024-01-19 16:47:27
品牌 Logo 应用领域
英特矽尔 - INTERSIL /
页数 文件大小 规格书
6页 274K
描述
Differential Line Receiver

EL2142 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.42输入特性:DIFFERENTIAL
接口集成电路类型:LINE RECEIVER接口标准:GENERAL PURPOSE
JESD-30 代码:R-PDSO-G8JESD-609代码:e3
长度:4.9022 mm湿度敏感等级:3
标称负供电电压:-5 V功能数量:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:+-5 V
认证状态:Not Qualified最大接收延迟:
接收器位数:1座面最大高度:1.7272 mm
子类别:Line Driver or Receivers最大压摆率:14 mA
最大供电电压:6.3 V最小供电电压:3 V
标称供电电压:5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:3.9116 mmBase Number Matches:1

EL2142 数据手册

 浏览型号EL2142的Datasheet PDF文件第1页浏览型号EL2142的Datasheet PDF文件第2页浏览型号EL2142的Datasheet PDF文件第3页浏览型号EL2142的Datasheet PDF文件第5页浏览型号EL2142的Datasheet PDF文件第6页 
EL2142  
one, there is little to be gained from choosing resistor R1  
Applications Information  
value below 200, for it would only result in increased power  
dissipation and potential signal distortion. Above 200, the  
bandwidth response will develop some peaking (for a gain of  
one), but substantially higher R1 values may be used for  
higher voltage gains, such as up to 1kat a gain of four  
before peaking will develop.  
Capacitance Considerations  
As with many high bandwidth amplifiers, the EL2142 prefers  
not to drive highly capacitive loads. It is best if the  
capacitance on V  
is kept below 10pF if the user does not  
OUT  
want gain peaking to develop. The V node forms a  
FB  
potential pole in the feedback loop, so capacitance should be  
minimized on this node for maximum bandwidth.  
Gain Equation  
V
GND  
= ((R2+R1)/R1) x (V -V +V ) when R1 tied to  
IN INB REF  
OUT  
The amount of capacitance tolerated on any of these nodes  
in an actual application will also be dependent on the gain  
setting and the resistor values in the feedback network.  
V
= ((R2+R1)/R1) x (V -V ) when R1 tied to V  
IN INB  
OUT  
REF  
Choice of Feedback Resistor  
For a gain of one, V may be shorted back to V , but  
OUT FB  
100-200improves the bandwidth. For gains greater than  
Typical Applications Circuits  
100  
50Ω  
V
V
FB  
IN  
EL2142  
V
OUT  
V
V
INB  
50Ω  
REF  
FIGURE 1. TYPICAL TWISTED PAIR APPLICATION  
FIGURE 2. COAXIAL CABLE DRIVER PAIR APPLICATION  
FN7049.1  
4
February 11, 2005  

与EL2142相关器件

型号 品牌 描述 获取价格 数据表
EL2142C ELANTEC Differential Line Receiver

获取价格

EL2142CN ELANTEC Differential Line Receiver

获取价格

EL2142CS ELANTEC Differential Line Receiver

获取价格

EL2142CS INTERSIL Differential Line Receiver

获取价格

EL2142CS-T13 INTERSIL Differential Line Receiver

获取价格

EL2142CS-T13 RENESAS LINE RECEIVER, PDSO8, SO-8

获取价格