2
Dual-Channel, I C, 7-Bit Sink/Source
Current DAC
DS432
OUTPUT CURRENT SOURCE CHARACTERISTICS (continued)
(V
CC
= +2.7V to +5.5V, T = -40°C to +85°C.)
A
PARAMETER
SYMBOL
CONDITIONS
measured at 1.2V
OUT
MIN
TYP
0.41
0.41
0.08
0.14
MAX
UNITS
DC source, V
Output Current Variation Due to
Power-Supply Change
%/V
DC sink, V
measured at 1.2V
OUT
DC source, V = 3.3V
Output Current Variation Due to
Output-Voltage Change
CC
%/V
μA
DC sink, V = 3.3V
CC
Output Leakage Current at Zero
Current Setting
I
-1
+1
ZERO
Output Current Differential
Linearity
DNL
INL
(Notes 6, 7)
(Notes 7, 8)
-0.5
-1
+0.5
+1
LSB
LSB
Output Current Integral Linearity
AC ELECTRICAL CHARACTERISTICS
(V
CC
= +2.7V to +5.5V, T = -40°C to +85°C.)
A
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SCL Clock Frequency
f
(Note 9)
0
400
kHz
SCL
Bus Free Time Between STOP
and START Conditions
t
1.3
0.6
μs
μs
BUF
Hold Time (Repeated) START
Condition
t
HD:STA
Low Period of SCL
High Period of SCL
Data Hold Time
t
1.3
0.6
μs
μs
μs
ns
μs
ns
ns
μs
LOW
t
HIGH
t
t
t
0
0.9
HD:DAT
SU:DAT
SU:STA
Data Setup Time
100
START Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
STOP Setup Time
0.6
t
(Note 10)
(Note 10)
20 + 0.1C
20 + 0.1C
0.6
300
300
R
B
t
F
B
t
SU:STO
SDA and SCL Capacitive
Loading
C
(Note 10)
400
pF
B
Note 1: All voltages with respect to ground. Currents entering the IC are specified positive, and currents exiting the IC are negative.
Note 2: Input resistors (R ) must be between the specified values to ensure the device meets its accuracy and linearity specifications.
FS
Note 3: Supply current specified with all outputs set to zero current setting. SDA and SCL are connected to V . Excludes current
CC
through R resistors (I
). Total current including I
is I + (2 x I
).
RFS
FS
RFS
RFS
CC
Note 4: The output voltage range must be satisfied to ensure the device meets its accuracy and linearity specifications.
Note 5: Temperature drift excludes drift caused by external resistor.
Note 6: Differential linearity is defined as the difference between the expected incremental current increase with respect to position
and the actual increase. The expected incremental increase is the full-scale range divided by 127.
Note 7: Guaranteed by design.
Note 8: Integral linearity is defined as the difference between the expected value as a function of the setting and the actual value.
The expected value is a straight line between the zero and the full-scale values proportional to the setting.
2
Note 9: Timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I C standard-mode timing.
Note 10: C —total capacitance of one bus line in pF.
B
_______________________________________________________________________________________
3