5秒后页面跳转
DS3182+ PDF预览

DS3182+

更新时间: 2022-12-01 20:42:44
品牌 Logo 应用领域
美信 - MAXIM ATM异步传输模式
页数 文件大小 规格书
400页 3679K
描述
ATM Network Interface, 1-Func, PBGA400, 27 X 27 MM, 1.27 MM PITCH, LEAD FREE, CSBGA-400

DS3182+ 数据手册

 浏览型号DS3182+的Datasheet PDF文件第2页浏览型号DS3182+的Datasheet PDF文件第3页浏览型号DS3182+的Datasheet PDF文件第4页浏览型号DS3182+的Datasheet PDF文件第6页浏览型号DS3182+的Datasheet PDF文件第7页浏览型号DS3182+的Datasheet PDF文件第8页 
DS3181/DS3182/DS3183/DS3184  
10.7 ATM CELL/HDLC PACKET PROCESSING .....................................................................................139  
10.7.1 General Description ........................................................................................................................... 139  
10.7.2 Features............................................................................................................................................. 139  
10.7.3 Transmit Cell/Packet Processor......................................................................................................... 140  
10.7.4 Receive Cell/Packet Processor.......................................................................................................... 141  
10.7.5 Cell Processor.................................................................................................................................... 141  
10.7.6 Packet Processor............................................................................................................................... 146  
10.7.7 FIFO ................................................................................................................................................... 148  
10.7.8 System Loopback............................................................................................................................... 149  
10.8 DS3/E3 PLCP FRAMER..............................................................................................................150  
10.8.1 General Description ........................................................................................................................... 150  
10.8.2 Features............................................................................................................................................. 150  
10.8.3 Transmit PLCP Frame Processor...................................................................................................... 151  
10.8.4 Receive PLCP Frame Processor....................................................................................................... 151  
10.8.5 Transmit DS3 PLCP Frame Processor..............................................................................................151  
10.8.6 Receive DS3 PLCP Frame Processor...............................................................................................154  
10.8.7 Transmit E3 PLCP Frame Processor................................................................................................. 155  
10.8.8 Receive E3 PLCP Frame Processor.................................................................................................. 158  
10.9 FRACTIONAL PAYLOAD CONTROLLER...........................................................................................160  
10.9.1 General Description ........................................................................................................................... 160  
10.9.2 Features............................................................................................................................................. 160  
10.9.3 Transmit Fractional Interface ............................................................................................................. 161  
10.9.4 Transmit Fractional Controller............................................................................................................ 161  
10.9.5 Receive Fractional Interface .............................................................................................................. 161  
10.9.6 Receive Fractional Controller............................................................................................................. 161  
10.10DS3/E3 FRAMER/FORMATTER ....................................................................................................163  
10.10.1 General Description ........................................................................................................................... 163  
10.10.2 Features............................................................................................................................................. 163  
10.10.3 Transmit Formatter............................................................................................................................. 164  
10.10.4 Receive Framer.................................................................................................................................. 164  
10.10.5 C-bit DS3 Framer/Formatter .............................................................................................................. 168  
10.10.6 M23 DS3 Framer/Formatter............................................................................................................... 171  
10.10.7 G.751 E3 Framer/Formatter............................................................................................................... 174  
10.10.8 G.832 E3 Framer/Formatter............................................................................................................... 176  
10.10.9 Clear-Channel Frame Processor ....................................................................................................... 181  
10.11HDLC OVERHEAD CONTROLLER .................................................................................................181  
10.11.1 General Description ........................................................................................................................... 181  
10.11.2 Features............................................................................................................................................. 182  
10.11.3 Transmit FIFO.................................................................................................................................... 182  
10.11.4 Transmit HDLC Overhead Processor ................................................................................................ 182  
10.11.5 Receive HDLC Overhead Processor ................................................................................................. 183  
10.11.6 Receive FIFO..................................................................................................................................... 184  
10.12TRAIL TRACE CONTROLLER .........................................................................................................184  
10.12.1 General Description ........................................................................................................................... 184  
10.12.2 Features............................................................................................................................................. 185  
10.12.3 Functional Description........................................................................................................................ 185  
10.12.4 Transmit Data Storage....................................................................................................................... 186  
10.12.5 Transmit Trace ID Processor............................................................................................................. 186  
10.12.6 Transmit Trail Trace Processing........................................................................................................ 186  
10.12.7 Receive Trace ID Processor.............................................................................................................. 186  
10.12.8 Receive Trail Trace Processing......................................................................................................... 186  
10.12.9 Receive Data Storage........................................................................................................................ 187  
10.13FEAC CONTROLLER ...................................................................................................................188  
10.13.1 General Description ........................................................................................................................... 188  
10.13.2 Features............................................................................................................................................. 188  
10.13.3 Functional Description........................................................................................................................ 188  
10.14LINE ENCODER/DECODER ...........................................................................................................190  
10.14.1 General Description ........................................................................................................................... 190  
5

与DS3182+相关器件

型号 品牌 描述 获取价格 数据表
DS3182N DALLAS Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU

获取价格

DS3183 DALLAS Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU

获取价格

DS3183+ MAXIM 暂无描述

获取价格

DS3183N DALLAS Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU

获取价格

DS3183N+ MAXIM ATM Network Interface, 1-Func, PBGA400, 27 X 27 MM, 1.27 MM PITCH, LEAD FREE, CSBGA-400

获取价格

DS3184 DALLAS Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU

获取价格