5秒后页面跳转
DS1077LU-40 PDF预览

DS1077LU-40

更新时间: 2024-01-17 20:34:41
品牌 Logo 应用领域
达拉斯 - DALLAS 外围集成电路光电二极管时钟
页数 文件大小 规格书
20页 274K
描述
3V EconOscillator/Divider

DS1077LU-40 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:TSSOP,针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:5.25JESD-30 代码:S-PDSO-G8
JESD-609代码:e3长度:3 mm
湿度敏感等级:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:40 MHz封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压:3.6 V最小供电电压:2.7 V
标称供电电压:3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

DS1077LU-40 数据手册

 浏览型号DS1077LU-40的Datasheet PDF文件第2页浏览型号DS1077LU-40的Datasheet PDF文件第3页浏览型号DS1077LU-40的Datasheet PDF文件第4页浏览型号DS1077LU-40的Datasheet PDF文件第6页浏览型号DS1077LU-40的Datasheet PDF文件第7页浏览型号DS1077LU-40的Datasheet PDF文件第8页 
DS1077L  
TABLE 3  
PDN0  
PDN1  
SHUTDOWN CONTROL  
(BIT)  
(BIT)  
0
0
1
1
0
1
0
1
None*  
CTRL1  
CTRL0  
CTRL0 or CTRL1  
*CTRL0 performs a power-down if SEL0 and EN0 are both 0. (See Table 1.)  
Serial Data Input/Output (SDA) – Input/output pin for the 2-wire serial interface used for data transfer.  
Serial Clock Input (SCL) – Input pin for the 2-wire serial interface used to synchronize data movement  
on the serial interface.  
REGISTER FUNCTIONS  
The user-programmable registers can be programmed by the user to determine the mode of operation  
(MUX), operating frequency (DIV) and bus settings (BUS). Details of how these registers are  
programmed can be found in a later section; in this section the functions of the registers are described.  
The register setting are nonvolatile, the values are stored automatically or as required in EEPROM when  
the registers are programmed via the SDA and SCL pins.  
MUX WORD  
MSB  
LSB MSB  
LSB  
*
PDN1 PDN0  
SEL0 EN0 0M1  
0M0  
0
1M1  
1M0  
DIV1  
0
-
x
-
x
-
x
-
x
-
-
Name  
Default setting  
0
0
0
1
1
0
0
0
x
x
first data byte  
second data byte  
*This bit must be set to zero.  
DIV1 (bit)  
This bit allows the output of the prescaler P1 to be routed directly to the OUT1 pin (DIV1 = 1). The N  
divider is bypassed so the programmed value of N is ignored. If DIV1 = 0 (default) the N divider  
functions normally.  
0M1, 0M0, 1M1, 1M0 (bits)  
These bits set the prescalers P0 and P1, to divide by 1, 2, 4, or 8. (See Table 4.)  
TABLE 4  
PRESCALER  
PRESCALER  
P1 DIVISOR  
“M”  
0M1  
0M0  
P0 DIVISOR 1M1 1M0  
“M”  
0
0
1
1
0
1
0
1
1*  
0
0
1
1
0
1
0
1
1*  
2
2
4
8
4
8
*Default Condition  
5 of 20  

与DS1077LU-40相关器件

型号 品牌 获取价格 描述 数据表
DS1077LU-40+ MAXIM

获取价格

Clock Generator, 40MHz, CMOS, PDSO8, 0.118 INCH, MICRO, SOP-8
DS1077LU-50 DALLAS

获取价格

3V EconOscillator/Divider
DS1077LU-50+ MAXIM

获取价格

Clock Generator, 50MHz, CMOS, PDSO8, 0.118 INCH, MICRO, SOP-8
DS1077LU-60 DALLAS

获取价格

3V EconOscillator/Divider
DS1077LU-60 MAXIM

获取价格

Clock Generator, 60MHz, CMOS, PDSO8, 0.118 INCH, MICRO, SOP-8
DS1077LU-66 DALLAS

获取价格

3V EconOscillator/Divider
DS1077LU-66.66 DALLAS

获取价格

Oscillator,
DS1077LZ-40 DALLAS

获取价格

3V EconOscillator/Divider
DS1077LZ-40/T&R MAXIM

获取价格

Clock Generator, 40MHz, CMOS, PDSO8, 0.150 INCH, SO-8
DS1077LZ-40+T&R MAXIM

获取价格

Clock Generator, 40MHz, CMOS, PDSO8, 0.150 INCH, SO-8