Datasheet > 微控制器和处理器 > 内存控制器> DP8428V-70

DP8428V-70

更新时间： 2024-01-06 00:20:29

品牌	Logo	应用领域
美国国家半导体 - NSC		驱动器控制器
页数	文件大小	规格书
26页	516K
描述
1 Megabit High Speed Dynamic RAM Controller/Drivers

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

DP8428V-70 技术参数

生命周期：	Obsolete	包装说明：	QCCJ,
Reach Compliance Code：	unknown	风险等级：	5.84
地址总线宽度：	20	边界扫描：	NO
最大时钟频率：	70 MHz	外部数据总线宽度：
JESD-30 代码：	S-PQCC-J68	长度：	24.2316 mm
低功率模式：	NO	内存组织：	1M X 1
区块数量：	2	端子数量：	68
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCJ
封装形状：	SQUARE	封装形式：	CHIP CARRIER
认证状态：	Not Qualified	座面最大高度：	5.08 mm
最大压摆率：	240 mA	最大供电电压：	5.5 V
最小供电电压：	4.5 V	标称供电电压：	5 V
表面贴装：	YES	技术：	BIPOLAR
温度等级：	COMMERCIAL	端子形式：	J BEND
端子节距：	1.27 mm	端子位置：	QUAD
宽度：	24.2316 mm	uPs/uCs/外围集成电路类型：	MEMORY CONTROLLER, DRAM
Base Number Matches：	1

DP8428V-70 数据手册

September 1991

DP8428/NS32828, DP8429/NS32829

1 Megabit High Speed Dynamic RAM Controller/Drivers

General Description

Features

Makes DRAM interface and refresh tasks appear virtu-

ally transparent to the CPU making DRAMs as easy to

use as static RAMs

The DP8428 and DP8429 1M DRAM Controller/Drivers are

designed to provide ‘‘No-Waitstate’’ CPU interface to Dy-

namic RAM arrays of up to 8 Mbytes and larger. The

DP8428 and DP8429 are tailored for 32-bit and 16-bit sys-

tem requirements, respectively. Both devices are fabricated

using National’s new oxide isolated Advanced Low power

Schottky (ALS) process and use design techniques which

enable them to significantly out-perform all other LSI or dis-

crete alternatives in speed, level of integration, and power

consumption.

Specifically designed to eliminate CPU wait states up to

10 MHz or beyond

Eliminates 20 discrete components for significant board

real estate reduction, system power savings and the

elimination of chip-to-chip AC skewing

On-board ultra precise delay line

On-board high capacitive RAS, CAS, WE and Address

drivers (specified driving 88 DRAMs directly)

Each device integrates the following critical 1M DRAM con-

troller functions on a single monolithic device: ultra precise

delay line; 9 bit refresh counter; fall-through row, column,

and bank select input latches; Row/Column address mux-

ing logic; on-board high capacitive-load RAS, CAS, Write

Enable and Address output drivers; and, precise control sig-

nal timing for all the above.

AC specified for directly addressing up to 8 Mbytes

Low power/high speed bipolar oxide isolated process

Downward pin and function compatible with 256k

DRAM Controller/Drivers DP8409A, DP8417, DP8418,

and DP8419

In order to specify each device for ‘‘true’’ worst case operat-

ing conditions, all timing parameters are guaranteed while

the chip is driving the capacitive load of 88 DRAMs includ-

ing trace capacitance. The chip’s delay timing logic makes

use of a patented new delay line technique which keeps AC

Contents

System and Device Block Diagrams

Recommended Companion Components

Device Connection Diagrams and Pin Definitions

Device DifferencesÐDP8428 vs DP8429

skew to 3 ns over the full V

perature range of

range of 10% and tem-

125 C. The DP8428 and

Mode of Operation

(Descriptions and Timing Diagrams)

55 C to

DP8429 guarantee a maximum RASIN to CASOUT delay of

80 ns or 70 ns even while driving an 8 Mbyte memory array

with error correction check bits included. Two speed select-

ed options of these devices are shown in the switching

Application Description and Diagrams

DC/AC Electrical Specifications, Timing Diagrams and

Test Conditions

characteristics section of this document.

(Continued)

System Diagram

TL/F/8649–1

TRI-STATEÉ is a registered trademark of National Semiconductor Corp.

PALÉ is a registered trademark of and used under license with Monolithic Memories, Inc.

1995 National Semiconductor Corporation

TL/F/8649

RRD-B30M105/Printed in U. S. A.

12 3 4 5 6 7...26

中文翻译

下载PDF

与DP8428V-70相关器件

型号	品牌	获取价格	描述	数据表
DP8428V-70/A+	ETC	获取价格	DRAM Controller
DP8428V-70/B+	ETC	获取价格	DRAM Controller
DP8428V-70X	TI	获取价格	IC 1M X 1, DRAM CONTROLLER, PQCC68, PLASTIC, CC-68, Memory Controller
DP8428V-80	NSC	获取价格	1 Megabit High Speed Dynamic RAM Controller/Drivers
DP8428V-80/A+	ETC	获取价格	DRAM Controller
DP8428V-80/B+	ETC	获取价格	DRAM Controller
DP8428V-80X	NSC	获取价格	IC 1M X 1, DRAM CONTROLLER, PQCC68, PLASTIC, CC-68, Memory Controller
DP8429	NSC	获取价格	1 Megabit High Speed Dynamic RAM Controller/Drivers
DP8429D-70	NSC	获取价格	1 Megabit High Speed Dynamic RAM Controller/Drivers
DP8429D-70/A+	ETC	获取价格	DRAM Controller

与DP8428V-70相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

2
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

3
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

5
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

3

产品中心

服务支持

精选活动

关于我们

帮助中心

DP8428V-70

DP8428V-70 技术参数

DP8428V-70 数据手册

与DP8428V-70相关器件

与DP8428V-70相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DP8428V-70

DP8428V-70 技术参数

DP8428V-70 数据手册

与DP8428V-70相关器件

与DP8428V-70相关文章

您还可以找

您在本页遇到什么问题？