5秒后页面跳转
DP8406QV PDF预览

DP8406QV

更新时间: 2024-01-28 18:13:12
品牌 Logo 应用领域
美国国家半导体 - NSC 运算电路逻辑集成电路
页数 文件大小 规格书
14页 226K
描述
32-Bit Parallel Error Detection and Correction Circuit

DP8406QV 技术参数

生命周期:Obsolete包装说明:QCCJ,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84其他特性:BYTE CONTROL
系列:84JESD-30 代码:S-PQCC-J68
长度:24.13 mm负载电容(CL):50 pF
逻辑集成电路类型:ERROR DETECTION AND CORRECTION CIRCUIT位数:32
功能数量:1端子数量:68
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装形状:SQUARE
封装形式:CHIP CARRIER最大电源电流(ICC):340 mA
传播延迟(tpd):28 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
宽度:24.13 mmBase Number Matches:1

DP8406QV 数据手册

 浏览型号DP8406QV的Datasheet PDF文件第2页浏览型号DP8406QV的Datasheet PDF文件第3页浏览型号DP8406QV的Datasheet PDF文件第4页浏览型号DP8406QV的Datasheet PDF文件第6页浏览型号DP8406QV的Datasheet PDF文件第7页浏览型号DP8406QV的Datasheet PDF文件第8页 
Functional Description (Continued)  
TABLE IV. Read, Flag and Correct Function  
DB Output  
Latch  
CB  
Memory  
Cycle  
EDAC  
Control  
DB Control  
Error Flags  
ERR MERR  
Data I/O  
Check I/O  
Control  
OECB  
Function  
S
1
S
OEB  
n
0
LEDBO  
Read  
Read  
Read & Flag  
H
L
Input  
H
X
Input  
H
Enabled (Note 1)  
Enabled (Note 1)  
Latch Input  
Data & Check  
Bits  
Latched  
Input  
Latched  
Input  
H
H
H
H
H
L
L
H
Data  
Check Word  
Read  
Output  
Output  
Output  
Corrected Data  
& Syndrome Bits  
Corrected  
Data Word  
X
Syndrome  
Bits (Note 2)  
L
Enabled (Note 1)  
Note 1: See Table III for error description.  
Note 2: See Table V for error location.  
TABLE V. Syndrome Decoding  
Error  
Syndrome Bits  
Syndrome Bits  
Error  
0
6
5
4
3
2
1
0
6
5
4
3
2
1
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
L
H
L
unc  
2-Bit  
2-Bit  
unc  
L
L
L
L
H
H
H
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
L
H
L
2-Bit  
unc  
DB  
7
H
H
2-Bit  
DB  
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
L
L
H
H
L
H
L
2-Bit  
unc  
unc  
L
L
L
L
H
H
H
H
L
L
L
L
L
L
L
L
H
H
H
H
L
L
H
H
L
H
L
6
2-Bit  
2-Bit  
DB  
H
2-Bit (Note 2)  
H
5
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
L
L
L
L
L
L
H
H
L
H
L
2-Bit  
unc  
DB  
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
L
L
L
L
L
L
H
H
L
H
L
DB  
2-Bit  
2-Bit  
4
31  
H
2-Bit  
H
DB  
3
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
H
H
L
H
L
unc  
2-Bit  
2-Bit  
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
H
H
H
H
L
L
H
H
L
H
L
2-Bit  
DB  
unc  
2
H
DB  
30  
H
2-Bit  
L
L
L
L
L
L
L
L
H
H
H
H
L
L
L
L
L
L
L
L
L
L
H
H
L
H
L
2-Bit  
unc  
DB  
L
L
L
L
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
L
L
L
H
H
L
H
L
DB  
0
2-Bit  
2-Bit  
unc  
29  
H
2-Bit  
DB  
H
L
L
L
L
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
L
L
H
H
L
H
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
L
L
H
H
H
H
L
L
H
H
L
H
L
2-Bit  
DB  
28  
2-Bit  
2-Bit  
DB  
1
unc  
2-Bit  
H
H
27  
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
L
L
L
L
H
H
L
H
L
DB  
26  
2-Bit  
2-Bit  
L
L
L
L
H
H
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
H
H
L
H
L
2-Bit  
unc  
unc  
H
DB  
25  
H
2-Bit  
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
H
H
H
H
L
L
H
H
L
H
L
2-Bit  
L
L
L
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
L
H
H
L
H
L
unc  
2-bit  
2-bit  
DB  
24  
unc  
2-Bit  
H
H
CB  
6
e
e
e
CB  
DB  
Error in check bit X  
Error in data bit Y  
Double-bit error  
X
Y
2-Bit  
e
unc  
Uncorrectable multi-bit error  
Note: 2-bit and unc condition will cause both ERR and MERR to be LOW  
Note 1: Syndrome bits for all LOWs. MERR and ERR LOW for all LOWs,  
only ERR LOW for DB error.  
30  
Note 2: Syndrome bits for all HIGHs.  
5

与DP8406QV相关器件

型号 品牌 描述 获取价格 数据表
DP8406QV(74F632QC) NSC 32-Bit Parallel Error Detection and Correction Circuit

获取价格

DP8406QVX TI 84 SERIES, 32-BIT ERROR DETECT AND CORRECT CKT, PQCC52, PLASTIC, CC-52

获取价格

DP8406V NSC 32-Bit Parallel Error Detection and Correction Circuit

获取价格

DP8406V TI 84 SERIES, 32-BIT ERROR DETECT AND CORRECT CKT, PQCC68, PLASTIC, LCC-68

获取价格

DP8406V(74F632VC) NSC 32-Bit Parallel Error Detection and Correction Circuit

获取价格

DP8406VX TI 84 SERIES, 32-BIT ERROR DETECT AND CORRECT CKT, PQCC68, PLASTIC, LCC-68

获取价格