5秒后页面跳转
DP83848QSQX/NOPB PDF预览

DP83848QSQX/NOPB

更新时间: 2024-02-15 05:54:19
品牌 Logo 应用领域
德州仪器 - TI 网络接口电信集成电路电信电路以太网局域网(LAN)标准以太网:16GBASE-T
页数 文件大小 规格书
74页 970K
描述
PHYTER Extended Temperature Single Port 10/100 Mb/s Ethernet Physical Layer Transceiver

DP83848QSQX/NOPB 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QFP, QFP48,.35SQ,20Reach Compliance Code:not_compliant
风险等级:5.44数据速率:100000 Mbps
JESD-30 代码:S-PQFP-G48端子数量:48
收发器数量:1最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP48,.35SQ,20
封装形状:SQUARE封装形式:FLATPACK
电源:3.3 V认证状态:Not Qualified
子类别:Network Interfaces标称供电电压:3.3 V
表面贴装:YES技术:CMOS
电信集成电路类型:ETHERNET TRANSCEIVER温度等级:AUTOMOTIVE
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUADBase Number Matches:1

DP83848QSQX/NOPB 数据手册

 浏览型号DP83848QSQX/NOPB的Datasheet PDF文件第1页浏览型号DP83848QSQX/NOPB的Datasheet PDF文件第2页浏览型号DP83848QSQX/NOPB的Datasheet PDF文件第3页浏览型号DP83848QSQX/NOPB的Datasheet PDF文件第5页浏览型号DP83848QSQX/NOPB的Datasheet PDF文件第6页浏览型号DP83848QSQX/NOPB的Datasheet PDF文件第7页 
Table of Contents  
1.0 General Description ......................................................................................................................... 1  
2.0 Applications .................................................................................................................................... 1  
3.0 Features ........................................................................................................................................ 1  
4.0 System Diagram .............................................................................................................................. 1  
4.0 Block Diagram ................................................................................................................................ 2  
6.0 Pin Layout ...................................................................................................................................... 6  
7.0 Pin Descriptions .............................................................................................................................. 7  
7.1 SERIAL MANAGEMENT INTERFACE ........................................................................................ 7  
7.2 MAC DATA INTERFACE ........................................................................................................... 7  
7.3 CLOCK INTERFACE ................................................................................................................ 8  
7.4 LED INTERFACE ..................................................................................................................... 9  
7.5 RESET ................................................................................................................................... 9  
7.6 STRAP OPTIONS .................................................................................................................. 10  
7.7 10 Mb/s AND 100 Mb/s PMD INTERFACE ................................................................................ 11  
7.8 SPECIAL CONNECTIONS ...................................................................................................... 11  
7.9 POWER SUPPLY PINS .......................................................................................................... 11  
7.10 PACKAGE PIN ASSIGNMENTS ............................................................................................. 12  
8.0 Configuration ................................................................................................................................ 13  
8.1 AUTO-NEGOTIATION ............................................................................................................ 13  
8.1.1 Auto-Negotiation Pin Control .......................................................................................... 13  
8.1.2 Auto-Negotiation Register Control ................................................................................... 13  
8.1.3 Auto-Negotiation Parallel Detection ................................................................................. 13  
8.1.4 Auto-Negotiation Restart ............................................................................................... 14  
8.1.5 Enabling Auto-Negotiation via Software ........................................................................... 14  
8.1.6 Auto-Negotiation Complete Time .................................................................................... 14  
8.2 AUTO-MDIX .......................................................................................................................... 14  
8.3 PHY ADDRESS ..................................................................................................................... 14  
8.3.1 MII Isolate Mode ........................................................................................................... 14  
8.4 LED INTERFACE ................................................................................................................... 15  
8.4.1 LEDs .......................................................................................................................... 15  
8.4.2 LED Direct Control ........................................................................................................ 16  
8.5 HALF DUPLEX vs. FULL DUPLEX ........................................................................................... 16  
8.6 INTERNAL LOOPBACK .......................................................................................................... 16  
8.7 BIST ..................................................................................................................................... 16  
9.0 Functional Description .................................................................................................................... 17  
9.1 MII INTERFACE ..................................................................................................................... 17  
9.1.1 Nibble-wide MII Data Interface ....................................................................................... 17  
9.1.2 Collision Detect ............................................................................................................ 17  
9.1.3 Carrier Sense .............................................................................................................. 17  
9.2 REDUCED MII INTERFACE .................................................................................................... 17  
9.3 802.3u MII SERIAL MANAGEMENT INTERFACE ...................................................................... 18  
9.3.1 Serial Management Register Access ............................................................................... 18  
9.3.2 Serial Management Access Protocol ............................................................................... 18  
9.3.3 Serial Management Preamble Suppression ...................................................................... 19  
10.0 Architecture ................................................................................................................................ 20  
10.1 100BASE-TX TRANSMITTER ................................................................................................ 20  
10.1.1 Code-group Encoding and Injection ............................................................................... 21  
10.1.2 Scrambler .................................................................................................................. 21  
10.1.3 NRZ to NRZI Encoder ................................................................................................. 22  
10.1.4 Binary to MLT-3 Convertor ........................................................................................... 22  
10.2 100BASE-TX RECEIVER ...................................................................................................... 22  
10.2.1 Analog Front End ........................................................................................................ 22  
10.2.2 Digital Signal Processor ............................................................................................... 22  
10.2.2.1 Digital Adaptive Equalization and Gain Control ..................................................... 23  
10.2.2.2 Base Line Wander Compensation ....................................................................... 24  
10.2.3 Signal Detect ............................................................................................................. 25  
10.2.4 MLT-3 to NRZI Decoder .............................................................................................. 25  
10.2.5 NRZI to NRZ .............................................................................................................. 25  
10.2.6 Serial to Parallel ......................................................................................................... 25  
10.2.7 Descrambler .............................................................................................................. 25  
10.2.8 Code-group Alignment ................................................................................................ 25  
10.2.9 4B/5B Decoder ........................................................................................................... 25  
10.2.10 100BASE-TX Link Integrity Monitor ............................................................................. 25  
10.2.11 Bad SSD Detection ................................................................................................... 25  
3
www.national.com  

与DP83848QSQX/NOPB相关器件

型号 品牌 描述 获取价格 数据表
DP83848SKGD1 TI 高温 PHYTER 单端口 10/100Mb/s PHYTER 以太网物理层 | KGD

获取价格

DP83848T NSC Industrial Temperature Single 10/100 Ethernet Transceiver

获取价格

DP83848T TI MII Serial Management Interface

获取价格

DP83848T_07 NSC Industrial Temperature Single 10/100 Ethernet Transceiver

获取价格

DP83848T_08 NSC PHYTER® Mini - Industrial Temperature Single

获取价格

DP83848TSQ TI IC,LAN TRANSCEIVER,SINGLE,CMOS,LLCC,40PIN,PLASTIC

获取价格