5秒后页面跳转
CYII5SC1300AA-QAC PDF预览

CYII5SC1300AA-QAC

更新时间: 2024-01-08 02:58:42
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 传感器图像传感器
页数 文件大小 规格书
40页 1675K
描述
CMOS Sensor, 27fps, 0.50-2.20V, Square, Surface Mount, CERAMIC, LCC-84

CYII5SC1300AA-QAC 技术参数

生命周期:TransferredReach Compliance Code:unknown
风险等级:5.18Is Samacsys:N
其他特性:ELECTRONIC SHUTTER, GLOBAL SHUTTER阵列类型:FULL FRAME
主体宽度:15.24 mm主体高度:2.25 mm
主体长度或直径:15.24 mm数据速率:40 Mbps
动态范围:64 dB帧速率:27 fps
水平像素:1280外壳:CERAMIC
主时钟:40 MHz安装特点:SURFACE MOUNT
最大工作电流:60 mA最高工作温度:65 °C
最低工作温度:-30 °C光学格式:2/3 inch
输出接口类型:3-WIRE INTERFACE输出范围:0.50-2.20V
输出类型:DIGITAL VOLTAGE封装形状/形式:SQUARE
像素大小:6.7X6.7 µm电源:5 V
灵敏度(V / lx.s):8.4 V/lx.s传感器/换能器类型:IMAGE SENSOR,CMOS
子类别:CCD Image Sensors最大供电电压:4.5 V
最小供电电压:3 V表面贴装:YES
端接类型:SOLDER垂直像素:1024
Base Number Matches:1

CYII5SC1300AA-QAC 数据手册

 浏览型号CYII5SC1300AA-QAC的Datasheet PDF文件第2页浏览型号CYII5SC1300AA-QAC的Datasheet PDF文件第3页浏览型号CYII5SC1300AA-QAC的Datasheet PDF文件第4页浏览型号CYII5SC1300AA-QAC的Datasheet PDF文件第6页浏览型号CYII5SC1300AA-QAC的Datasheet PDF文件第7页浏览型号CYII5SC1300AA-QAC的Datasheet PDF文件第8页 
IBIS5-B-1300 CYII5FM1300AB  
The VDDR_RIGHT voltage is generated from the VDDR_LEFT  
voltage using circuit that is programmed with the  
Dual Shutter Supply Considerations  
a
If you analyze the supply settings listed in Table 3, you can see  
some fixed column non-uniformities (FPN) when operating in  
rolling shutter mode. If a dual shutter mode (both rolling and  
snapshot shutter) is required during operation, you must apply  
the supply settings listed in Table 4 to achieve the best possible  
image quality.  
KNEEPOINT_LSB/MSB bits in the sequencer register (see also  
“Pixel reset knee-point for multiple slope operation (bits 8, 9, and  
10).” on page 14). You can disconnect the VDDR_RIGHT pin  
from the circuit and apply an external voltage to supply the  
multiple slope reset voltage by setting the VDDR_RIGHT_EXT  
bit in the SEQUENCER register. When no external voltage is  
applied (recommended), connect the VDDR_RIGHT pin to a  
capacitor (recommended value = 1µF). VDDC is the pixel core  
supply. VDDA is the image core and periphery analog supply.  
VDDD is the image core and periphery digital supply.  
Table 4. Dual Shutter Recommended Supply Settings  
Parameter  
VDDH  
Description  
Voltage on HOLD switches.  
Highest reset voltage.  
Pixel core voltage.  
Typ Unit  
+4.5  
+4.5  
+3.0  
+3.3  
V
V
V
V
Note that the IBIS5-B-1300 image sensor has no on-chip power  
rejection circuitry. As a consequence all variations on the analog  
supply voltages can contribute to random variations (noise) on  
the analog pixel signal, which is seen as random noise in the  
image. During the camera design, take precautions to supply the  
sensor with very stable supply voltages to avoid this additional  
noise. The pixel array (VDDR_LEFT, VDDH and VDDC) analog  
supplies are especially vulnerable to this.  
VDDR_LEFT  
VDDC  
VDDA  
Analog supply voltage of the  
image core.  
VDDD  
Digital supply voltage of the  
image core.  
+3.3  
V
GNDA  
Analog ground.  
0
0
0
V
V
V
Snapshot Shutter Supply Considerations  
GNDD  
Digital ground.  
The recommended supply voltage settings listed in Table 3 are  
used when the IBIS5-B-1300 sensor is in snapshot shutter mode  
only.  
GND_AB  
Anti-blooming ground.  
Image Core Biasing Signals  
Table 3. Snapshot Shutter Recommended Supply Settings  
Table 5 summarizes the biasing signals required to drive the  
IBIS5-A-1300. For optimizations reasons, with respect to speed  
and power dissipation of all internal blocks, several biasing  
resistors are needed.  
Parameter  
VDDH  
Description  
Voltage on HOLD switches.  
Highest reset voltage.  
Pixel core voltage.  
Typ  
+4.5  
+4.5  
+3.3  
Unit  
V
VDDR_LEFT  
VDDC  
V
Each biasing signal determines the operation of a corresponding  
module in the sense that it controls the speed and power dissi-  
pation. The tolerance on the DC-level of the bias levels can vary  
±150 mV due to process variations.  
V
VDDA  
Analog supply voltage of the +3.3  
image core.  
V
VDDD  
Digital supply voltage of the  
image core.  
+3.3  
V
GNDA  
Analog ground.  
0
0
0
V
V
V
GNDD  
Digital ground.  
GND_AB  
Anti-blooming ground.  
Table 5. Overview of Bias Signals  
Signal  
Comment  
Related module  
DC-Level  
1.0V  
DEC_CMD  
DAC_VHIGH  
DAC_VLOW  
AMP_CMD  
COL_CMD  
PC_CMD  
Connect to VDDA with R = 50 kand decouple to GNDA with C = 100 nF. Decoder stage.  
Connect to VDDA with R = 0.  
Connect to GNDA with R = 0.  
High level of DAC.  
Low level of DAC.  
3.3V  
0.0V  
Connect to VDDA with R = 50 kand decouple to GNDA with C = 100 nF. Output amplifier stage.  
Connect to VDDA with R = 50 kand decouple to GNDA with C = 100 nF. Columns amplifiers stage.  
1.2V  
1.0V  
Connect to VDDA with R = 25 kand decouple to GNDA with C = 100 nF. Pre-charge of column  
1.1V  
busses.  
ADC_CMD  
Connect to VDDA with R = 50 kand decouple to GNDA with C = 100 nF. Analog stage of ADC.  
Connect to VDDA with R = 360and decouple to GNDA with C = 100 nF. High level of ADC.  
Connect to GNDA with R = 1200and decouple to GNDA with C = 100 nF. Low level of ADC.  
1.0V  
2.7V  
1.8V  
ADC_VHIGH  
ADC_VLOW  
Document #: 38-05710 Rev. *C  
Page 5 of 40  

与CYII5SC1300AA-QAC相关器件

型号 品牌 描述 获取价格 数据表
CYII5SC1300AB-HDC CYPRESS 1.3 MP CMOS Image Sensor

获取价格

CYII5SC1300AB-QDC CYPRESS 1.3 MP CMOS Image Sensor

获取价格

CYII5SC1300-EVAL CYPRESS 1.3 MP CMOS Image Sensor

获取价格

CYII5SM1300AA-HBC CYPRESS 暂无描述

获取价格

CYII5SM1300AA-QBC CYPRESS CMOS Sensor, 27fps, 0.50-2.20V, Square, Surface Mount, CERAMIC, LCC-84

获取价格

CYII5SM1300AB CYPRESS IBIS5 1.3 Megapixel CMOS Image Sensor

获取价格