5秒后页面跳转
CY7C68013A-100AXI PDF预览

CY7C68013A-100AXI

更新时间: 2024-01-09 07:35:24
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 总线控制器微控制器和处理器外围集成电路数据传输可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
页数 文件大小 规格书
60页 3344K
描述
EZ-USB FX2LP⑩ USB Microcontroller

CY7C68013A-100AXI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:LQFP, QFP100,.7X.9针数:100
Reach Compliance Code:unknownHTS代码:8542.31.00.01
风险等级:5.14具有ADC:NO
地址总线宽度:总线兼容性:I2C; UART; USB
最大时钟频率:24 MHzDAC 通道:NO
DMA 通道:NO最大数据传输速率:60 MBps
外部数据总线宽度:JESD-30 代码:R-PQFP-G100
长度:20 mmI/O 线路数量:40
端子数量:100最高工作温度:105 °C
最低工作温度:-40 °CPWM 通道:NO
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP100,.7X.9封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):NOT SPECIFIED
RAM(字节):16384ROM(单词):0
座面最大高度:1.6 mm速度:48 MHz
最大压摆率:85 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
uPs/uCs/外围集成电路类型:BUS CONTROLLER, UNIVERSAL SERIAL BUSBase Number Matches:1

CY7C68013A-100AXI 数据手册

 浏览型号CY7C68013A-100AXI的Datasheet PDF文件第2页浏览型号CY7C68013A-100AXI的Datasheet PDF文件第3页浏览型号CY7C68013A-100AXI的Datasheet PDF文件第4页浏览型号CY7C68013A-100AXI的Datasheet PDF文件第5页浏览型号CY7C68013A-100AXI的Datasheet PDF文件第6页浏览型号CY7C68013A-100AXI的Datasheet PDF文件第7页 
CY7C68013A/CY7C68014A  
CY7C68015A/CY7C68016A  
EZ-USB FX2LP™ USB Microcontroller  
— Programmable waveform descriptors and configu-  
1.0  
Features (CY7C68013A/14A/15A/16A)  
ration registers to define waveforms  
• USB 2.0–USB-IF high speed certified (TID # 40440111)  
Supports multiple Ready (RDY) inputs and Control  
(CTL) outputs  
• Single-chip integrated USB 2.0 transceiver, smart SIE,  
and enhanced 8051 microprocessor  
• Integrated, industry-standard enhanced 8051  
48-MHz, 24-MHz, or 12-MHz CPU operation  
Four clocks per instruction cycle  
— Two USARTS  
• Fit, form and function compatible with the FX2  
— Pin-compatible  
— Object-code-compatible  
— Functionally-compatible (FX2LP is a superset)  
• Ultra Low power: ICC no more than 85 mA in any mode  
— Three counter/timers  
— Expanded interrupt system  
Two data pointers  
Ideal for bus and battery powered applications  
• Software: 8051 code runs from:  
• 3.3V operation with 5V tolerant inputs  
• Vectored USB interrupts and GPIF/FIFO interrupts  
— Internal RAM, which is downloaded via USB  
Internal RAM, which is loaded from EEPROM  
— External memory device (128 pin package)  
• 16 KBytes of on-chip Code/Data RAM  
• Separate data buffers for the Set-up and Data portions  
of a CONTROL transfer  
• Integrated I2C controller, runs at 100 or 400 kHz  
• Four integrated FIFOs  
• Four programmable BULK/INTERRUPT/ISOCHRO-  
NOUS endpoints  
— Integrated glue logic and FIFOs lower system cost  
— Automatic conversion to and from 16-bit buses  
— Master or slave operation  
Buffering options: double, triple, and quad  
• Additional programmable (BULK/INTERRUPT) 64-byte  
endpoint  
— Uses external clock or asynchronous strobes  
— Easy interface to ASIC and DSP ICs  
• 8- or 16-bit external data interface  
• Smart Media Standard ECC generation  
• GPIF (General Programmable Interface)  
— Allows direct connection to most parallel interface  
• Available in Commercial and Industrial temperature  
grade (all packages except VFBGA)  
High-performance micro  
using standard tools  
24 MHz  
Ext. XTAL  
with lower-power options  
FX2LP  
2
/0.5  
/1.0  
/2.0  
I C  
8051 Core  
x20  
Master  
VCC  
12/24/48 MHz,  
four clocks/cycle  
PLL  
Abundant I/O  
including two USARTS  
Additional I/Os (24)  
1.5k  
connected for  
full speed  
General  
ADDR (9)  
programmable I/F  
to ASIC/DSP or bus  
standards such as  
D+  
D–  
GPIF  
USB  
2.0  
XCVR  
CY  
Smart  
USB  
16 KB  
RAM  
RDY (6)  
CTL (6)  
ATAPI, EPP, etc.  
ECC  
1.1/2.0  
Engine  
Integrated  
full- and high-speed  
XCVR  
Up to 96 MBytes/s  
burst rate  
4 kB  
FIFO  
8/16  
Enhanced USB core  
Simplifies 8051 code  
“Soft Configuration”  
Easy firmware changes  
FIFO and endpoint memory  
(master or slave operation)  
Figure 1-1. Block Diagram  
Cypress Semiconductor Corporation  
Document #: 38-08032 Rev. *K  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised January 26, 2006  
[+] Feedback  

CY7C68013A-100AXI 替代型号

型号 品牌 替代类型 描述 数据表
CY7C68014A-100AXC CYPRESS

类似代替

EZ-USB FX2LP USB Microcontroller
CY7C68013A-100AXC CYPRESS

类似代替

EZ-USB FX2LP USB Microcontroller
CY7C68013-100AC CYPRESS

功能相似

EZ-USB FX2⑩ USB Microcontroller High-speed US

与CY7C68013A-100AXI相关器件

型号 品牌 获取价格 描述 数据表
CY7C68013A-128AXC CYPRESS

获取价格

EZ-USB FX2LP USB Microcontroller
CY7C68013A-128AXC INFINEON

获取价格

USB 2.0 Peripheral controller with 16K RAM, 40 GPIOs, serial debug, 128-pin TQFP for non-b
CY7C68013A-128AXI CYPRESS

获取价格

EZ-USB FX2LP⑩ USB Microcontroller
CY7C68013A-128AXI INFINEON

获取价格

USB 2.0 Peripheral controller with 16K RAM, 40 GPIOs, serial debug, 128-pin TQFP for non-b
CY7C68013A-56BAXC CYPRESS

获取价格

EZ-USB FX2LP⑩ USB Microcontroller
CY7C68013A-56BAXC INFINEON

获取价格

USB 2.0 Peripheral controller with 16K RAM, 24 GPIOs, 56-ball BFVGA for non-battery powere
CY7C68013A-56BAXCT CYPRESS

获取价格

EZ-USB FX2LP USB Microcontroller High-Speed USB Peripheral Controller
CY7C68013A-56BAXCT INFINEON

获取价格

USB 2.0 Peripheral controller with 16K RAM, 24 GPIOs, 56-ball BFVGA for non-battery powere
CY7C68013A-56LFC CYPRESS

获取价格

Microcontroller, 8-Bit, 48MHz, CMOS, QFN-56
CY7C68013A-56LFXC CYPRESS

获取价格

EZ-USB FX2LP USB Microcontroller