5秒后页面跳转
CY7C146-25NC PDF预览

CY7C146-25NC

更新时间: 2024-09-27 22:37:23
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
18页 341K
描述
2Kx8 Dual-Port Static RAM

CY7C146-25NC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:PLASTIC, QFP-52
针数:52Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.32.00.41
风险等级:5.83最长访问时间:25 ns
其他特性:AUTOMATIC POWER-DOWN; INTERRUPT FLAGI/O 类型:COMMON
JESD-30 代码:S-PQFP-G52JESD-609代码:e0
长度:10 mm内存密度:16384 bit
内存集成电路类型:DUAL-PORT SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端口数量:2端子数量:52
字数:2048 words字数代码:2000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:2KX8
输出特性:3-STATE可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP52,.52SQ封装形状:SQUARE
封装形式:FLATPACK并行/串行:PARALLEL
峰值回流温度(摄氏度):240电源:5 V
认证状态:Not Qualified座面最大高度:2.45 mm
最大待机电流:0.015 A最小待机电流:4.5 V
子类别:SRAMs最大压摆率:0.17 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:10 mm

CY7C146-25NC 数据手册

 浏览型号CY7C146-25NC的Datasheet PDF文件第2页浏览型号CY7C146-25NC的Datasheet PDF文件第3页浏览型号CY7C146-25NC的Datasheet PDF文件第4页浏览型号CY7C146-25NC的Datasheet PDF文件第5页浏览型号CY7C146-25NC的Datasheet PDF文件第6页浏览型号CY7C146-25NC的Datasheet PDF文件第7页 
1CY7C132/CY7C136  
fax id: 5201  
CY7C132/CY7C136  
CY7C142/CY7C146  
2Kx8 Dual-Port Static RAM  
Features  
Functional Description  
• True Dual-Ported memory cells which allow simulta-  
neous reads of the same memory location  
• 2K x 8 organization  
• 0.65-micron CMOS for optimum speed/power  
• High-speed access: 15 ns  
The CY7C132/CY7C136/CY7C142 and CY7C146 are  
high-speed CMOS 2K by 8 dual-port static RAMs. Two ports  
are provided to permit independent access to any location in  
memory. The CY7C132/ CY7C136 can be utilized as either a  
standalone 8-bit dual-port static RAM or as a MASTER du-  
al-port RAM in conjunction with the CY7C142/CY7C146  
SLAVE dual-port device in systems requiring 16-bit or greater  
word widths. It is the solution to applications requiring shared  
or buffered data such as cache memory for DSP, bit-slice, or  
multiprocessor designs.  
• Low operating power: I = 90 mA (max.)  
CC  
• Fully asynchronous operation  
• Automatic power-down  
• Master CY7C132/CY7C136 easily expands data bus  
width to 16 or more bits using slave CY7C142/CY7C146  
• BUSY output flag on CY7C132/CY7C136; BUSY input  
on CY7C142/CY7C146  
• INT flag for port-to-port communication (52-pin  
PLCC/PQFP versions)  
• Availablein 48-pin DIP (CY7C132/142), 52-pin PLCCand  
52-pin TQFP (CY7C136/146)  
• Pin-compatible and functionally equivalent to  
IDT7132/IDT7142  
Each port has independent control pins; chip enable (CE),  
write enable (R/W), and output enable (OE). BUSY flags are  
provided on each port. In addition, an interrupt flag (INT) is  
provided on each port of the 52-pin PLCC version. BUSY sig-  
nals that the port is trying to access the same location currently  
being accessed by the other port. On the PLCC version, INT  
is an interrupt flag indicating that data has been placed in a  
unique location (7FF for the left port and 7FE for the right port).  
An automatic power-down feature is controlled independently  
on each port by the chip enable (CE) pins.  
The CY7C132/CY7C142 are available in 48-pin DIP. The  
CY7C136/CY7C146 are available in 52-pin PLCC and PQFP.  
Logic Block Diagram  
Pin Configuration  
R/W  
L
R/W  
R
DIP  
Top View  
CE  
L
CE  
R
OE  
L
OE  
R
V
CC  
48  
1
CE  
L
R/W  
BUSY  
47  
CE  
R
R/W  
R
BUSY  
L
2
46  
3
L
45  
A
10L  
R
4
A
44  
5
I/O  
I/O  
OE  
10R  
I/O  
I/O  
7L  
L
7R  
0R  
I/O  
CONTROL  
I/O  
CONTROL  
A
0L  
OE  
43  
R
6
42  
7
A
0R  
A
A
A
0L  
[1]  
1L  
A
A
41  
2L  
1R  
8
[1]  
BUSY  
BUSY  
R
L
40  
9
2R  
3L  
A
A
A
39  
10  
3R  
4L  
A
A
A
10L  
10R  
0R  
MEMORY  
ARRAY  
A
A
ADDRESS  
DECODER  
5L  
38  
37  
ADDRESS  
DECODER  
11  
12  
4R  
A
6L  
A
7L  
A
8L  
5R  
7C132  
A
0L  
A
6R  
13 7C142  
36  
35  
34  
A
A
14  
15  
16  
17  
18  
7R  
A
9L  
8R  
I/O  
I/O  
A
9R  
0L  
1L  
33  
32  
I/O  
ARBITRATION  
LOGIC  
(7C132/7C136 ONLY)  
AND  
INTERRUPTLOGIC  
(7C136/7C146 ONLY)  
7R  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
31  
30  
29  
28  
27  
26  
25  
2L  
3L  
6R  
5R  
4R  
3R  
2R  
19  
20  
21  
22  
23  
24  
CE  
L
I/O  
I/O  
CE  
R
4L  
5L  
OE  
L
OE  
R
I/O  
I/O  
6L  
7L  
R/W  
L
R/W  
R
I/O  
I/O  
1R  
0R  
GND  
[2]  
[2]  
INT  
L
INT  
R
C132-2  
C132-1  
Notes:  
1. CY7C132/CY7C136 (Master): BUSY is open drain output and requires pull-up resistor.  
CY7C142/CY7C146 (Slave): BUSY is input.  
2. Open drain outputs; pull-up resistor required.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
December 1989 – Revised March 27, 1997  

与CY7C146-25NC相关器件

型号 品牌 获取价格 描述 数据表
CY7C146-25NCT CYPRESS

获取价格

暂无描述
CY7C1462AV25 CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1462AV25-167 CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1462AV25-167AXC CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1462AV25-167AXCT CYPRESS

获取价格

ZBT SRAM, 2MX18, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-
CY7C1462AV25-167AXI CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1462AV25-167BZC CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1462AV25-167BZI CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1462AV25-167BZXC CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1462AV25-167BZXI CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined