5秒后页面跳转
CY54FCT377TSOIC PDF预览

CY54FCT377TSOIC

更新时间: 2024-02-26 00:54:14
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
7页 74K
描述
8-Bit Register

CY54FCT377TSOIC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:LCC-20
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.21
Is Samacsys:N其他特性:WITH HOLD MODE
系列:FCTJESD-30 代码:S-CQCC-N20
JESD-609代码:e0长度:8.89 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:71400000 Hz最大I(ol):0.032 A
位数:8功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:QCCN封装等效代码:LCC20,.35SQ
封装形状:SQUARE封装形式:CHIP CARRIER
电源:5 VProp。Delay @ Nom-Sup:15 ns
传播延迟(tpd):15 ns认证状态:Not Qualified
筛选级别:38535Q/M;38534H;883B座面最大高度:1.905 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUAD触发器类型:POSITIVE EDGE
宽度:8.89 mmBase Number Matches:1

CY54FCT377TSOIC 数据手册

 浏览型号CY54FCT377TSOIC的Datasheet PDF文件第2页浏览型号CY54FCT377TSOIC的Datasheet PDF文件第3页浏览型号CY54FCT377TSOIC的Datasheet PDF文件第4页浏览型号CY54FCT377TSOIC的Datasheet PDF文件第5页浏览型号CY54FCT377TSOIC的Datasheet PDF文件第6页浏览型号CY54FCT377TSOIC的Datasheet PDF文件第7页 
1CY54/74FCT377T  
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY54/74FCT377T  
8-Bit Register  
SCCS023 - May1994 - Revised March 2000  
Clock Enable for address and data synchronization  
Features  
application  
Function, pinout and drive compatible with FCT and  
• Eight edge-triggered D flip-flops  
Extended commercial range of 40˚C to +85˚C  
F logic  
FCT-C speed at 5.2 ns max. (Com’l)  
FCT-A speed at 7.2 ns max. (Com’l)  
Reduced VOH (typically = 3.3V) versions of equivalent  
FCT functions  
Edge-rate control circuitry for significantly improved  
noise characteristics  
Power-off disable feature  
Matched rise and fall times  
ESD > 2000V  
Functional Description  
The FCT377T has eight triggered D-type flip-flops with  
individual D inputs. The common buffered clock inputs (CP)  
loads all flip-flops simultaneously when the Clock Enable (CE)  
is LOW. The register is fully edge-triggered. The state of each  
D input, one set-up time before the LOW-to-HIGH clock  
transition, is transferred to the corresponding flip-flop’s O out-  
put. The CE input must be stable only one set-up time prior to  
the LOW-to-HIGH clock transition for predictable operation.  
Fully compatible with TTL input and output logic levels  
• Sink Current  
64 mA (Com’l),  
32 mA (Mil)  
32 mA (Com’l),  
12 mA (Mil)  
The outputs are designed with a power-off disable feature to  
allow for live insertion of boards.  
Source Current  
Logic Block Diagram  
D
0
D
D
2
D
D
D
5
D
D
7
1
3
4
6
CE  
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
CP  
CP  
CP  
CP  
CP  
CP  
CP  
CP  
CP  
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
Pin Configurations  
Logic Symbol  
SOIC/QSOP  
Top View  
LCC  
Top View  
CE  
1
V
20  
19  
18  
17  
16  
CC  
O
0
O
2
3
4
5
6
7
7
6
D
0
D
D
7
6 5 4  
8
D
D
O
D
O
D
O
D
D
O
D
O
D
O
0
1
2
3
4
5
6
7
D
1
O
D
0
3
9
3
2
1
CP  
O
1
O
O
D
6
5
GND  
CP  
O
0
10  
11  
CE  
O
2
CE  
O
15  
14  
O
4
V
CC  
D
2
12  
13  
O
4
20  
19  
7
5
4
0
1
2
3
5
6
7
D
O
7
4
D
3
D
8
13  
12  
11  
1516 17 18  
14  
O
3
O
9
4
GND  
10  
CP  
Copyright © 2000, Texas Instruments Incorporated  

与CY54FCT377TSOIC相关器件

型号 品牌 获取价格 描述 数据表
CY54FCT399ATDM ETC

获取价格

2-Input Digital Multiplexer
CY54FCT399ATDMB CYPRESS

获取价格

D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 4-Bit, True Output, CMOS, CDIP16
CY54FCT399ATLM ETC

获取价格

2-Input Digital Multiplexer
CY54FCT399CTDM ETC

获取价格

2-Input Digital Multiplexer
CY54FCT399CTLM ETC

获取价格

2-Input Digital Multiplexer
CY54FCT399CTLMB CYPRESS

获取价格

D Flip-Flop, FCT Series, 1-Func, Positive Edge Triggered, 4-Bit, True Output, CMOS, CQCC20
CY54FCT399TDM ETC

获取价格

2-Input Digital Multiplexer
CY54FCT399TLM ETC

获取价格

2-Input Digital Multiplexer
CY54FCT480 TI

获取价格

Dual 8-Bit Parity Generator/Checker
CY54FCT480ATDM ETC

获取价格

Parity Generator/Checker