5秒后页面跳转
CY54FCT480 PDF预览

CY54FCT480

更新时间: 2023-12-18 00:00:00
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
8页 84K
描述
Dual 8-Bit Parity Generator/Checker

CY54FCT480 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:LCC-28
针数:28Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.65
Is Samacsys:N其他特性:EVEN PARITY GENERATOR
系列:FCTJESD-30 代码:S-CQCC-N28
JESD-609代码:e0长度:11.43 mm
负载电容(CL):50 pF逻辑集成电路类型:PARITY GENERATOR/CHECKER
位数:8功能数量:2
端子数量:28最高工作温度:125 °C
最低工作温度:-55 °C输出极性:TRUE
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QCCN
封装等效代码:LCC28,.45SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:5 V
传播延迟(tpd):16 ns认证状态:Not Qualified
筛选级别:38535Q/M;38534H;883B座面最大高度:1.9812 mm
子类别:Arithmetic Circuits最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUAD宽度:11.43 mm
Base Number Matches:1

CY54FCT480 数据手册

 浏览型号CY54FCT480的Datasheet PDF文件第2页浏览型号CY54FCT480的Datasheet PDF文件第3页浏览型号CY54FCT480的Datasheet PDF文件第4页浏览型号CY54FCT480的Datasheet PDF文件第5页浏览型号CY54FCT480的Datasheet PDF文件第6页浏览型号CY54FCT480的Datasheet PDF文件第7页 
1CY54/74FCT480T  
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY54/74FCT480T  
Dual 8-Bit Parity Generator/Checker  
SCCS025 - May 1993 - Revised March 2000  
Two 8-bit parity generator/checkers  
Features  
Open drain Active LOW parity error output  
Function, pinout and drive compatible with FCT and F  
Expandable for larger word widths  
logic  
FCT-A speed at 7.5 ns max. (Com’l)  
FCT-B speed at 5.6 ns max. (Com’l)  
Functional Description  
The FCT480T is  
a
high-speed dual 8-bit parity  
Reduced VOH (typically = 3.3V) versions of equivalent  
FCT functions  
generator/checker. Each parity generator/checker accepts  
eight data bits and one parity bit as inputs, and generates a  
sum and parity error output. The FCT480T can be used in  
ODD parity systems. The parity error output is open-drain,  
designed for easy expansion of the word width by a wired-OR  
connection of several FCT480T type devices. Since additional  
logic is not needed, the parity generation or checking times  
remain the same as for an individual FCT480T device.  
Edge-rate control circuitry for significantly improved  
noise characteristics  
Power-off disable feature  
Matched rise and fall times  
ESD > 2000V  
Fully compatible with TTL input and output logic levels  
• Sink Current  
64 mA (Com’l),  
32 mA (Mil)  
The outputs are designed with a power-off disable feature to  
allow for live insertion of boards.  
Source Current 32 mA (Com’l),  
12 mA (Mil)  
LogicBlockDiagram  
A
1
B
1
C
1
1
D
ODD  
1
E
1
F
1
G
1
H
1
PAR  
1
ERR  
CHK/GEN  
A
2
B
2
C
2
D
2
ODD  
2
E
2
F
2
G
2
H
2
PAR  
2
FCT480T1  
Pin Configurations  
DIP/SOIC/QSOP  
Top View  
LCC  
Top View  
1
2
3
4
5
6
24  
23  
22  
21  
V
A
CC  
1
B
C
1
A
2
B
2
1
D
1
C
2
9
8 7 6 5  
1110  
12  
13  
14  
15  
16  
17  
20  
19  
E
1
CHK/GEN  
C
D
1
2
4
ODD  
1
B
A
1
F
1
E
2
3
2
1
28  
27  
26  
GND  
NC  
ODD  
2
ERROR  
PAR  
2
1
G
1
7
18  
17  
16  
F
2
NC  
H
1
8
G
2
V
CC  
A
2
PAR  
9
H
2
1
B
2
CHK/GEN  
10  
11  
12  
PAR  
2
18  
15  
14  
13  
1920 2122 23 24 25  
ODD  
1
ERROR  
ODD  
GND  
2
FCT480T–2  
FCT480T–3  
Copyright © 2000, Texas Instruments Incorporated  

与CY54FCT480相关器件

型号 品牌 获取价格 描述 数据表
CY54FCT480ATDM ETC

获取价格

Parity Generator/Checker
CY54FCT480ATDMB CYPRESS

获取价格

Parity Generator/Checker, FCT Series, 8-Bit, True Output, CMOS, CDIP24, 0.300 INCH, CERDIP
CY54FCT480BTDMB CYPRESS

获取价格

Parity Generator/Checker, FCT Series, 8-Bit, True Output, CMOS, CDIP24, 0.300 INCH, CERDIP
CY54FCT480BTLMB TI

获取价格

Dual 8-Bit Parity Generator/Checker
CY54FCT480T TI

获取价格

Dual 8-Bit Parity Generator/Checker
CY54FCT480T_14 TI

获取价格

DUAL 8-BIT PARITY GENERATORS/CHECKERS
CY54FCT480TDIP TI

获取价格

Dual 8-Bit Parity Generator/Checker
CY54FCT480TDM ETC

获取价格

Parity Generator/Checker
CY54FCT480TLCC TI

获取价格

Dual 8-Bit Parity Generator/Checker
CY54FCT480TLM ETC

获取价格

Parity Generator/Checker