5秒后页面跳转
捷配首页

Datasheet > CP82C54Z
CP82C54Z PDF预览

CP82C54Z

更新时间： 2024-01-05 18:04:45
品牌 Logo 应用领域
英特矽尔 - INTERSIL 外围集成电路光电二极管双倍数据速率时钟
页数 文件大小 规格书
22页 387K
描述
CMOS Programmable Intervel Timer

阅读下载

获取价格

CP82C54Z 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Transferred零件包装代码：DIP
包装说明：DIP,针数：24
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：11 weeks
风险等级：3.37最大时钟频率：8 MHz
外部数据总线宽度：8信息访问方法：PARALLEL, DIRECT ADDRESS
JESD-30 代码：R-PDIP-T24JESD-609代码：e3
长度：31 mm位数：16
端子数量：24计时器数量：3
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT APPLICABLE认证状态：Not Qualified
座面最大高度：6.35 mm最大供电电压：5.5 V
最小供电电压：4.5 V标称供电电压：5 V
表面贴装：NO技术：CMOS
温度等级：COMMERCIAL端子面层：Matte Tin (Sn) - annealed
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT APPLICABLE
宽度：15.24 mmuPs/uCs/外围集成电路类型：TIMER, PROGRAMMABLE
Base Number Matches：1

CP82C54Z 数据手册

 浏览型号CP82C54Z的Datasheet PDF文件第16页浏览型号CP82C54Z的Datasheet PDF文件第17页浏览型号CP82C54Z的Datasheet PDF文件第18页浏览型号CP82C54Z的Datasheet PDF文件第19页浏览型号CP82C54Z的Datasheet PDF文件第20页浏览型号CP82C54Z的Datasheet PDF文件第21页 
82C54  
Ceramic Dual-In-Line Frit Seal Packages (CERDIP)  
c1 LEAD FINISH  
F24.6 MIL-STD-1835 GDIP1-T24 (D-3, CONFIGURATION A)  
24 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE  
-D-  
E
-A-  
INCHES  
MIN  
MILLIMETERS  
BASE  
(c)  
METAL  
SYMBOL  
MAX  
0.225  
0.026  
0.023  
0.065  
0.045  
0.018  
0.015  
1.290  
0.610  
MIN  
-
MAX  
5.72  
NOTES  
b1  
A
b
-
-
M
M
(b)  
0.014  
0.014  
0.045  
0.023  
0.008  
0.008  
-
0.36  
0.36  
1.14  
0.58  
0.20  
0.20  
-
0.66  
2
-B-  
b1  
b2  
b3  
c
0.58  
3
SECTION A-A  
bbb  
C A - B  
D
D
S
S
S
1.65  
-
1.14  
4
BASE  
PLANE  
Q
0.46  
2
A
-C-  
SEATING  
PLANE  
c1  
D
0.38  
3
L
α
32.77  
15.49  
5
S1  
b2  
eA  
A A  
e
E
0.500  
12.70  
5
b
C A - B  
eA/2  
aaa M C A - B S D S  
c
e
0.100 BSC  
2.54 BSC  
-
eA  
eA/2  
L
0.600 BSC  
0.300 BSC  
15.24 BSC  
7.62 BSC  
-
ccc  
D
S
M
S
-
NOTES:  
0.120  
0.200  
0.075  
-
3.05  
5.08  
1.91  
-
-
1. Index area: A notch or a pin one identification mark shall be locat-  
ed adjacent to pin one and shall be located within the shaded  
area shown. The manufacturer’s identification shall not be used  
as a pin one identification mark.  
Q
0.015  
0.005  
0.38  
0.13  
6
S1  
7
o
o
o
o
90  
105  
90  
105  
-
α
aaa  
bbb  
ccc  
M
2. The maximum limits of lead dimensions b and c or M shall be  
measured at the centroid of the finished lead surfaces, when  
solder dip or tin plate lead finish is applied.  
-
-
-
-
0.015  
0.030  
0.010  
0.0015  
-
-
-
-
0.38  
0.76  
0.25  
0.038  
-
-
3. Dimensions b1 and c1 apply to lead base metal only. Dimension  
M applies to lead plating and finish thickness.  
-
2, 3  
8
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a  
partial lead paddle. For this configuration dimension b3 replaces  
dimension b2.  
N
24  
24  
Rev. 0 4/94  
5. This dimension allows for off-center lid, meniscus, and glass  
overrun.  
6. Dimension Q shall be measured from the seating plane to the  
base plane.  
7. Measure dimension S1 at all four corners.  
8. N is the maximum number of terminal positions.  
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.  
10. Controlling dimension: INCH.  
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.  
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality  
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without  
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and  
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result  
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.  
For information regarding Intersil Corporation and its products, see www.intersil.com  
22  
1...19202122

下载PDF

与CP82C54Z相关器件

型号 品牌 描述 获取价格 数据表
CP82C55A INTERSIL CMOS Programmable Peripheral Interface

获取价格
CP82C55A HARRIS CMOS Programmable Peripheral Interface

获取价格
CP82C55A-5 HARRIS CMOS Programmable Peripheral Interface

获取价格
CP82C55A-5 INTERSIL CMOS Programmable Peripheral Interface

获取价格
CP82C55A-5Z INTERSIL CMOS Programmable Peripheral Interface

获取价格
CP82C55AZ INTERSIL CMOS Programmable Peripheral Interface

获取价格

与CP82C54Z相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证