生命周期: | Transferred | 包装说明: | DIP, DIP14,.3 |
Reach Compliance Code: | compliant | 风险等级: | 5.5 |
JESD-30 代码: | R-PDIP-T14 | 负载电容(CL): | 50 pF |
逻辑集成电路类型: | D FLIP-FLOP | 最大频率@ Nom-Sup: | 20000000 Hz |
最大I(ol): | 0.004 A | 功能数量: | 2 |
端子数量: | 14 | 最高工作温度: | 125 °C |
最低工作温度: | -55 °C | 封装主体材料: | PLASTIC/EPOXY |
封装代码: | DIP | 封装等效代码: | DIP14,.3 |
封装形状: | RECTANGULAR | 封装形式: | IN-LINE |
电源: | 2/6 V | 子类别: | FF/Latches |
表面贴装: | NO | 技术: | CMOS |
温度等级: | MILITARY | 端子形式: | THROUGH-HOLE |
端子节距: | 2.54 mm | 端子位置: | DUAL |
触发器类型: | POSITIVE EDGE | Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
CD74HC74F | ETC |
获取价格 |
Logic IC |
![]() |
CD74HC74H | ETC |
获取价格 |
Dual D-Type Flip-Flop |
![]() |
CD74HC74M | TI |
获取价格 |
Dual D Flip-Flop with Set and Reset Positive-Edge Trigger |
![]() |
CD74HC74M | ROCHESTER |
获取价格 |
HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, SO-1 |
![]() |
CD74HC74M | RENESAS |
获取价格 |
D FLIP-FLOP |
![]() |
CD74HC74M96 | TI |
获取价格 |
Dual D Flip-Flop with Set and Reset Positive-Edge Trigger |
![]() |
CD74HC74M96 | ROCHESTER |
获取价格 |
HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 |
![]() |
CD74HC74M96G4 | TI |
获取价格 |
High Speed CMOS Logic Dual Positive-Edge-Triggered D-Type Flip-Flops with Set and Reset 14 |
![]() |
CD74HC74ME4 | TI |
获取价格 |
High Speed CMOS Logic Dual Positive-Edge-Triggered D-Type Flip-Flops with Set and Reset 14 |
![]() |
CD74HC74MG4 | TI |
获取价格 |
HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, GREE |
![]() |