5秒后页面跳转
CD40101BMS PDF预览

CD40101BMS

更新时间: 2024-09-29 22:54:19
品牌 Logo 应用领域
英特矽尔 - INTERSIL /
页数 文件大小 规格书
8页 108K
描述
CMOS 9-Bit Parity Generator/Checker

CD40101BMS 数据手册

 浏览型号CD40101BMS的Datasheet PDF文件第2页浏览型号CD40101BMS的Datasheet PDF文件第3页浏览型号CD40101BMS的Datasheet PDF文件第4页浏览型号CD40101BMS的Datasheet PDF文件第5页浏览型号CD40101BMS的Datasheet PDF文件第6页浏览型号CD40101BMS的Datasheet PDF文件第7页 
CD40101BMS  
CMOS 9-Bit Parity Generator/Checker  
December 1992  
Features  
Pinout  
CD40101BMS  
TOP VIEW  
• High Voltage Type (20V Rating)  
• 100% Tested for Quiescent Current at 20V  
• 5V, 10V and 15V Parametric Ratings  
D1  
D2  
1
2
3
4
5
6
7
14 VDD  
13 D8  
12 D7  
11 D6  
10 D5  
• Maximum Input Current of 1µA at 18V Over Full Pack-  
age Temperature Range; 100nA at 18V and +25oC  
D3  
• Noise Margin (Over Full Package/Temperature Range)  
- 1V at VDD = 5V  
D4  
D9  
- 2V at VDD = 10V  
ODD OUT  
VSS  
9
8
EVEN OUT  
- 2.5V at VDD = 15V  
INHIBIT  
• Standardized Symmetrical Output Characteristics  
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
Description  
Functional Diagram  
The CD40101BMS is a 9-bit (8 data bits plus 1 parity bit)  
parity generator/checker. It may be used to detect errors in  
data transmission or data retrieval. Odd and even outputs  
facilitate odd or even parity generation and checking.  
INHIBIT  
8
VDD = 14  
VSS = 7  
When used as a parity generator, a parity bit is supplied  
along with the data to generate an even or odd parity output.  
D1  
D2  
D3  
D4  
1
2
3
4
When used as a parity checker, the received data bits and  
parity bits are compared for correct parity. The even or odd  
outputs are used to indicate an error in the received data.  
EVEN  
OUTPUT  
9
Word length capability is expandable by cascading. The  
CD40101BMS is also provided with an inhibit control. If the  
inhibit control is set at logical “1”, the even and odd outputs  
go to a logical “0”.  
The CD40101BMS is supplied in these 14 lead outline  
packages:  
D5 10  
D6 11  
D7 12  
D8 13  
DECODE  
Braze Seal DIP  
Frit Seal DIP  
H4H  
H1B  
H3W  
ODD  
OUTPUT  
Ceramic Flatpack  
6
D9  
5
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3350  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-1286  

与CD40101BMS相关器件

型号 品牌 获取价格 描述 数据表
CD40102B TI

获取价格

CMOS 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
CD40102BD RENESAS

获取价格

IC,COUNTER,DOWN,4-BIT BINARY,CMOS,DIP,16PIN,CERAMIC
CD40102BD ROCHESTER

获取价格

4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN DECADE COUNTER, CDIP16
CD40102BD3 RENESAS

获取价格

IC,COUNTER,DOWN,4-BIT BINARY,CMOS,DIP,16PIN,CERAMIC
CD40102BD3 ROCHESTER

获取价格

4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN DECADE COUNTER, CDIP16
CD40102BDMSH RENESAS

获取价格

IC,COUNTER,DOWN,2-DECADE,CMOS, RAD HARD,DIP,16PIN,CERAMIC
CD40102BDMSR RENESAS

获取价格

4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN DECADE COUNTER, CDIP16
CD40102BE TI

获取价格

CMOS 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
CD40102BE ROCHESTER

获取价格

4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT DOWN DECADE COUNTER, PDIP16
CD40102BE RENESAS

获取价格

DECADE COUNTER