5秒后页面跳转
CAT24C082JI-42 PDF预览

CAT24C082JI-42

更新时间: 2023-02-26 14:23:25
品牌 Logo 应用领域
CATALYST 可编程只读存储器电动程控只读存储器电可擦编程只读存储器光电二极管
页数 文件大小 规格书
12页 73K
描述
EEPROM, 1KX8, Serial, CMOS, PDSO8

CAT24C082JI-42 数据手册

 浏览型号CAT24C082JI-42的Datasheet PDF文件第1页浏览型号CAT24C082JI-42的Datasheet PDF文件第2页浏览型号CAT24C082JI-42的Datasheet PDF文件第4页浏览型号CAT24C082JI-42的Datasheet PDF文件第5页浏览型号CAT24C082JI-42的Datasheet PDF文件第6页浏览型号CAT24C082JI-42的Datasheet PDF文件第7页 
Advanced Information  
A.C. CHARACTERISTICS  
CAT24CXX1/XX2  
V
=2.7V to 6.0V unless otherwise specified.  
CC  
Output Load is 1 TTL Gate and 100pF  
Read & Write Cycle Limits  
Symbol  
Parameter  
VCC=2.7V - 6V  
VCC=4.5V - 5.5V  
Min.  
Max.  
100  
Min.  
Max.  
Units  
kHz  
ns  
FSCL  
TI(1)  
Clock Frequency  
400  
200  
Noise Suppression Time  
200  
Constant at SCL, SDA Inputs  
tAA  
SCL Low to SDA Data Out  
and ACK Out  
3.5  
1
µs  
µs  
(1)  
tBUF  
Time the Bus Must be Free Before  
a New Transmission Can Start  
4.7  
1.2  
tHD:STA  
tLOW  
Start Condition Hold Time  
Clock Low Period  
4
0.6  
1.2  
0.6  
0.6  
µs  
µs  
µs  
µs  
4.7  
4
tHIGH  
Clock High Period  
tSU:STA  
Start Condition Setup Time  
4.7  
(for a Repeated Start Condition)  
tHD:DAT  
tSU:DAT  
Data In Hold Time  
0
0
ns  
ns  
µs  
ns  
µs  
ns  
Data In Setup Time  
50  
50  
(1)  
tR  
SDA and SCL Rise Time  
SDA and SCL Fall Time  
Stop Condition Setup Time  
Data Out Hold Time  
1
0.3  
(1)  
tF  
300  
300  
tSU:STO  
tDH  
4
0.6  
100  
100  
(1)(2)  
Power-Up Timing  
Symbol  
Parameter  
Max.  
Units  
ms  
tPUR  
tPUW  
Power-up to Read Operation  
Power-up to Write Operation  
1
1
ms  
Note:  
(1) This parameter is tested initially and after a design or process change that affects the parameter.  
(2) t and t are the delays required from the time V is stable until the specified operation can be initiated.  
PUR  
PUW  
CC  
Write Cycle Limits  
Symbol  
Parameter  
Min.  
Typ.  
Max  
Units  
tWR  
Write Cycle Time  
10  
ms  
The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase  
cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device  
does not respond to its slave address.  
Doc. No. 25079-00 8/99 M-1  
3

与CAT24C082JI-42相关器件

型号 品牌 描述 获取价格 数据表
CAT24C082JI-42TE13 CATALYST Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog

获取价格

CAT24C082JI-45 CATALYST EEPROM, 1KX8, Serial, CMOS, PDSO8

获取价格

CAT24C082JI-45TE13 CATALYST Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog

获取价格

CAT24C082P-25TE13 CATALYST Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog

获取价格

CAT24C082P-28 CATALYST Microprocessor Circuit, CMOS, PDIP8, PLASTIC, DIP-8

获取价格

CAT24C082P-28TE13 CATALYST Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog

获取价格