2.5 Gbps Single Mode SFF LC Transceiver
C-1XX-2500(C)-FDFB-SLCX
Recommended Circuit Schematic
Inputs to the C-1XX-2500(C)-FDFB-SLCX series transmitters are AC coupled and internally terminated through 50 ohms to AC ground.
These transceivers can operate with LVPECL or CML logic levels. The input signal must have at least a 200 mV peak to (single ended) signal
swing. Output from the receiver section of the module is also AC coupled and is expected to drive into 50 ohm load. Different termination
strategies may be required depending on the particular Serializer / Deserializer chip set used.
The C-1XX-2500(C)-FDFB-SLCX series product family are designed with AC coupled data inputs and outputs to provide the following
advantages:
■ Close positioning of SERDES with respect to transceiver; allows for shorter line lengths and at gigabit speeds reduces EMI.
■ Minimum number of external components.
■ Internal termination reduces the potential for unterminated stubs which would otherwise increase jitter and reduce transmission
margin.
Figure 1 & Figure 2 illustrates the recommended transmit and receive data line trminations for SERDES with CML and LVPECL Inputs / Outputs
respectively.
8
TX_DIS
TTL logic level
7
TX_GND
TRANSMITTER
Z=50�
TD +
TD -
TX_D
TX_D
9
DRIVER
Z=50�
ꢀ0
LASER
Vcc_TX
Vcc_RX
6
2
Serializer / De-Serializer
with CML lnputs/Outputs
See
Fig. 4A
3
4
See
SD
Fig. 3
BIAS
Z=50�
RD -
RX_D
TZ
POST
AMP
PIN
AMP
Z=50�
RD +
RX_D
5
ꢀ
RX_GND
RECEIVER
Note ꢀ
Figure 1.Recommended TRANSMIT and RECEIVE Data Terminations for SERDES with CML I/Os.
Note 1. Consult SERDES manufacturer’s data sheet and application data for appropriate receiver input biasing network.
Some deserializer inputs are internally terminated and may not need external termination resistors.
20550 Nordhoff St. • Chatsworth, CA 91311 • tel: 818.773.9044 • fax: 818.576.9486
LUMINENTOIC.COM
LUMNDS851-Jul2005
rev. A.0
9F, No 81, Shui Lee Rd. • Hsinchu, Taiwan, R.O.C. • tel: 886.3.5169222 • fax: 886.3.5169213
4