Datasheet
BD3491FS
CONTROL SIGNAL SPECIFICATION
(1)Electrical specifications and timing for bus lines and I/O stages
SDA
tBUF
tHD;STA
tF
tSP
tR
tLOW
SCL
tSU;STO
tHD;STA
tSU;DAT tSU;STA
tHD;DAT
tHIGH
Sr
S
P
P
Figure 12. Definition of timing on the I2C-BUS
Table 1. Characteristics of the SDA and SCL bus lines for I2C-BUS devices
Parameter
Fast-mode
Min. Max.
400
Symbol
Unit
kHz
1
2
SCL clock frequency
fSCL
tBUF
0
Bus free time between a STOP and START condition
Hold time (repeated) START condition. After this period, the first clock
pulse is generated
1.3
-
µs
3
tHD;STA
0.6
-
µs
4
5
6
7
8
9
LOW period of the SCL clock
tLOW
1.3
0.6
-
-
-
-
-
-
µs
µs
µs
ns
ns
µs
HIGH period of the SCL clock
Set-up time for a repeated START condition
Data hold time
tHIGH
tSU;STA
tHD;DAT
tSU;DAT
tSU;STO
0.6
300*
300*
0.6
Data set-up time
Set-up time for STOP condition
All values referred to VIH min and VIL max levels (see Table 2).
*About 7(tHD;DAT), 8(tSU;DAT), make it the setup which a margin is fully in .
Table 2. Characteristics of the SDA and SCL I/O stages for I2C-BUS devices
Parameter
Fast-mode
Symbol
Unit
Min.
-0.3
2.3
0
Max.
1
10
LOW level input voltage:
VIL
VIH
tSP
V
V
11 HIGH level input voltage:
5
12 Pulse width of spikes which must be suppressed by the input filter.
50
ns
LOW level output voltage (open drain or open collector): at 3mA sink
current.
13
VOL1
Ii
0
0.4
10
V
Input current in each I/O pin with an input voltage between 0.4V and
4.5V.
14
-10
µA
SCL clock frequency:250kHz
Figure 13. A command timing example in the I2C data transmission.
www.rohm.com
© 2013 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
TSZ02201-0C2C0E155560-1-2
1.APR.2014 Rev.004
7/30