5秒后页面跳转
BD34602FS-E2 PDF预览

BD34602FS-E2

更新时间: 2022-02-26 11:53:30
品牌 Logo 应用领域
罗姆 - ROHM /
页数 文件大小 规格书
33页 1520K
描述
6ch Sound Processor for High-Quality Audio with Built-in Advanced Switch

BD34602FS-E2 数据手册

 浏览型号BD34602FS-E2的Datasheet PDF文件第4页浏览型号BD34602FS-E2的Datasheet PDF文件第5页浏览型号BD34602FS-E2的Datasheet PDF文件第6页浏览型号BD34602FS-E2的Datasheet PDF文件第8页浏览型号BD34602FS-E2的Datasheet PDF文件第9页浏览型号BD34602FS-E2的Datasheet PDF文件第10页 
Daattaasshheeeett  
BD34602FS-M  
CONTROL SIGNAL SPECIFICATION  
(1) Electrical specifications and timing for bus lines and I/O stages  
0.7VDD  
=2.3V  
0.3VDD  
SDA  
=1V  
tBUF  
tHD;STA  
tSP  
tLOW  
SCL  
tSU;STO  
tHD;STA  
tSU;DAT tSU;STA  
tHD;DAT  
tHIGH  
Sr  
S
P
P
Repetition  
START condition  
STOP condition START condition  
STOP condition  
Figure 12. Definition of timing on the I2C-BUS  
Table 1 Characteristics of the SDA and SCL bus lines for I2C-BUS devices  
Item  
Fast-mode I2C-BUS)  
Symbol  
Unit  
Min  
Max  
400  
kHz  
1
2
SCL clock frequency  
fSCL  
tBUF  
0
Bus free time between a STOP and START condition  
1.3  
μs  
Hold time (repeated) START condition. After this period, the first clock  
pulse is generated  
3
tHD;STA  
0.6  
μs  
4
5
6
LOW period of the SCL clock  
tLOW  
1.3  
0.6  
0.6  
μs  
μs  
μs  
HIGH period of the SCL clock  
tHIGH  
tSU;STA  
Set-up time for a repeated START condition  
7
8
9
Data hold time  
tHD;DAT  
tSU;DAT  
tSU;STO  
0
μs  
ns  
μs  
Data set-up time  
100  
0.6  
Set-up time for STOP condition  
All values referred to VIH min. and VIL max. Levels (see Table 2).  
Table 2 Input/Output Characteristics of the SDA and SCL terminal for I2C-BUS devices  
Fast-mode I2C-BUS)  
Item  
Unit  
Symbol  
Min  
-0.5  
2.3  
Max  
10 LOW level input voltage  
11 HIGH level input voltage  
VIL  
VIH  
tSP  
1
-
V
V
12 Pulse width of spikes which must be suppressed by the input filter.  
13 LOW level output voltage : At 3mA sink current  
0
0
50  
ns  
VOL1  
Ii  
0.4  
V
Input current each I/O pin with an input voltage between 0.4V and 4.5  
VDDmax.  
14  
-10  
10  
μA  
Table 3 Input Characteristics of the CS terminal (Slave Address can be changed by the setting of CS terminal)  
Item  
CS = LowSlave Address 80 hex  
CS = HighSlave Address 84 hex  
Unit  
V
Symbol  
VCSL  
Min  
-0.5  
2.3  
Max  
1
1
2
VCSH  
VCC  
V
tHD;STA  
:2us  
tHD;DAT  
:1us  
tSU;DAT  
:1us  
tSU;STO  
:2us  
SCL  
tBUF  
:4us  
tLOW  
:3us  
tHIGH  
:1us  
SDA  
Figure 13.  
A command timing example in  
the I2C-BUS data transmission  
SCL clock frequency:250kHz  
www.rohm.com  
TSZ02201-0C2C0E100310-1-2  
22.Oct.2015 Rev.001  
© 2015 ROHM Co., Ltd. All rights reserved.  
7/29  
TSZ2211115001  

与BD34602FS-E2相关器件

型号 品牌 描述 获取价格 数据表
BD34602FS-M ROHM 6ch Sound Processor for High-Quality Audio with Built-in Advanced Switch

获取价格

BD34602FS-ME2 ROHM 6ch Sound Processor for High-Quality Audio with Built-in Advanced Switch

获取价格

BD3460FS ROHM General-Purpose Electronic Volume with Built-in Advanced Switch

获取价格

BD3460FS_15 ROHM General-Purpose 6ch Electronic Volume with Built-in Advanced Switch

获取价格

BD3460FS-E2 ROHM General-Purpose 6ch Electronic Volume with Built-in Advanced Switch

获取价格

BD3460FV-E2 ROHM Tone Control Circuit

获取价格