5秒后页面跳转
ATXMEGA128B1 PDF预览

ATXMEGA128B1

更新时间: 2024-02-25 23:24:12
品牌 Logo 应用领域
爱特美尔 - ATMEL 微控制器
页数 文件大小 规格书
138页 6465K
描述
8/16-bit Atmel XMEGA B1 Microcontroller

ATXMEGA128B1 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:VFBGA, BGA100,10X10,32Reach Compliance Code:compliant
ECCN代码:5A992.CHTS代码:8542.31.00.01
风险等级:7.9具有ADC:YES
其他特性:ALSO OPERATES AT 1.6 V MINIMUM SUPPLY AT 12 MHZ.地址总线宽度:
位大小:16CPU系列:AVR RISC
最大时钟频率:16 MHzDAC 通道:NO
DMA 通道:YES外部数据总线宽度:
JESD-30 代码:S-PBGA-B100长度:7 mm
I/O 线路数量:53端子数量:100
片上程序ROM宽度:8最高工作温度:85 °C
最低工作温度:-40 °CPWM 通道:YES
封装主体材料:PLASTIC/EPOXY封装代码:VFBGA
封装等效代码:BGA100,10X10,32封装形状:SQUARE
封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH电源:1.8/3.3 V
认证状态:Not QualifiedRAM(字节):8192
ROM(单词):139264ROM可编程性:FLASH
座面最大高度:1 mm速度:32 MHz
子类别:Microcontrollers最大压摆率:15 mA
最大供电电压:3.6 V最小供电电压:2.7 V
标称供电电压:3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:BALL端子节距:0.65 mm
端子位置:BOTTOM宽度:7 mm
uPs/uCs/外围集成电路类型:MICROCONTROLLER, RISC

ATXMEGA128B1 数据手册

 浏览型号ATXMEGA128B1的Datasheet PDF文件第4页浏览型号ATXMEGA128B1的Datasheet PDF文件第5页浏览型号ATXMEGA128B1的Datasheet PDF文件第6页浏览型号ATXMEGA128B1的Datasheet PDF文件第8页浏览型号ATXMEGA128B1的Datasheet PDF文件第9页浏览型号ATXMEGA128B1的Datasheet PDF文件第10页 
6.  
AVR CPU  
6.1  
Features  
8/16-bit, high-performance Atmel AVR RISC CPU  
– 142 instructions  
– Hardware multiplier  
32x8-bit registers directly connected to the ALU  
Stack in RAM  
Stack pointer accessible in I/O memory space  
Direct addressing of up to 16MB of program memory and 16MB of data memory  
True 16/24-bit access to 16/24-bit I/O registers  
Efficient support for 8-, 16-, and 32-bit arithmetic  
Configuration change protection of system-critical features  
6.2  
6.3  
Overview  
All AVR XMEGA devices use the 8/16-bit AVR CPU. The main function of the CPU is to execute the code and perform all  
calculations. The CPU is able to access memories, perform calculations, control peripherals, and execute the program in  
the flash memory. Interrupt handling is described in a separate section, refer to “Interrupts and Programmable Multilevel  
Interrupt Controller” on page 26.  
Architectural Overview  
In order to maximize performance and parallelism, the AVR CPU uses a Harvard architecture with separate memories  
and buses for program and data. Instructions in the program memory are executed with single-level pipelining. While one  
instruction is being executed, the next instruction is pre-fetched from the program memory. This enables instructions to  
be executed on every clock cycle. For details of all AVR instructions, refer to http://www.atmel.com/avr.  
Figure 6-1. Block Diagram of the AVR CPU architecture.  
The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a  
register. Single-register operations can also be executed in the ALU. After an arithmetic operation, the status register is  
updated to reflect information about the result of the operation.  
XMEGA B1 [DATASHEET]  
7
8330C–AVR–07/2012  

与ATXMEGA128B1相关器件

型号 品牌 描述 获取价格 数据表
ATXMEGA128B1_14 ATMEL 8/16-bit Atmel XMEGA B1 Microcontroller

获取价格

ATXMEGA128B1-AU ATMEL 8/16-bit Atmel XMEGA B1 Microcontroller

获取价格

ATXMEGA128B1-AUR MICROCHIP IC MCU 8BIT 128KB FLASH 100TQFP

获取价格

ATXMEGA128B1-CUR MICROCHIP IC MCU 8BIT 128KB FLASH 100CBGA

获取价格

ATXMEGA128B3 ATMEL 8/16-bit Atmel XMEGA B3 Microcontroller

获取价格

ATxmega128B3 MICROCHIP Low-power, high-performance 8/16-bit AVR? microcontroller featuring 128KB self-programming

获取价格