5秒后页面跳转
ATR0621-7FQY PDF预览

ATR0621-7FQY

更新时间: 2024-02-14 22:13:02
品牌 Logo 应用领域
爱特美尔 - ATMEL 电信集成电路蜂窝电话电路电信电路全球定位系统异步传输模式ATM
页数 文件大小 规格书
20页 394K
描述
GPS Baseband Processor

ATR0621-7FQY 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:LFBGA,针数:100
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.83JESD-30 代码:S-PBGA-B100
长度:9 mm功能数量:1
端子数量:100最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:LFBGA封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH认证状态:Not Qualified
座面最大高度:1.4 mm标称供电电压:1.8 V
表面贴装:YES技术:CMOS
电信集成电路类型:BASEBAND CIRCUIT温度等级:INDUSTRIAL
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM宽度:9 mm
Base Number Matches:1

ATR0621-7FQY 数据手册

 浏览型号ATR0621-7FQY的Datasheet PDF文件第2页浏览型号ATR0621-7FQY的Datasheet PDF文件第3页浏览型号ATR0621-7FQY的Datasheet PDF文件第4页浏览型号ATR0621-7FQY的Datasheet PDF文件第5页浏览型号ATR0621-7FQY的Datasheet PDF文件第6页浏览型号ATR0621-7FQY的Datasheet PDF文件第7页 
Features  
16 Channel GPS Correlator  
– 8192 Search Bins with GPS Acquisition Accelerator  
– Accuracy: 2.5m CEP (Stand-Alone, S/A off)  
– Time to First Fix: 34s (Cold Start)  
– Acquisition Sensitivity: –140 dBm  
– Tracking Sensitivity: –150 dBm  
Utilizes the ARM7TDMI® ARM® Thumb® Processor Core  
– High-performance 32-bit RISC Architecture  
– High-density 16-bit Instruction Set  
GPS Baseband  
Processor  
– Embedded ICE (In-circuit Emulator)  
128 Kbyte Internal RAM  
384 Kbyte Internal ROM with u-blox GPS Firmware  
Fully Programmable External Bus Interface (EBI)  
– Maximum External Address Space of 8 Mbytes  
– Up to 4 Chip Selects  
ATR0621  
– Software Programmable 8-bit/16-bit External Data Bus  
6-channel Peripheral Data Controller (PDC)  
8-level Priority, Individually Maskable, Vectored Interrupt Controller  
– 2 External Interrupts  
Summary  
Preliminary  
32 User-programmable I/O Lines  
1 USB Device Port  
– Universal Serial Bus (USB) V2.0 Full-speed Device Specification Compliant  
– Embedded USB V2.0 Full-speed Transceiver  
– Suspend/Resume Logic  
– Ping-pong Mode for Isochronous and Bulk Endpoints  
2 USARTs  
– 2 Dedicated Peripheral Data Controller (PDC) Channels per USART  
Master/Slave SPI Interface  
– 2 Dedicated Peripheral Data Controller (PDC) Channels  
– 8-bit to 16-bit Programmable Data Length  
– 4 External Slave Chip Selects  
Programmable Watchdog Timer  
Advanced Power Management Controller (APMC)  
– Peripherals Can Be Deactivated Individually  
– Geared Master Clock to Reduce Power Consumption  
– Sleep State with Disabled Master Clock  
– Hibernate State with 32.768 kHz Master Clock  
Real Time Clock (RTC)  
2.3V to 3.6V or 1.8V Supply Voltage  
Includes Power Supervisor  
1.8V to 3.3V User-definable I/O Voltage for Several GPIOs with 5V Tolerance  
1 Kbyte Battery Backup Memory  
9 mm × 9 mm 100-pin BGA Package (LFBGA100)  
Electrostatic sensitive device.  
Observe precautions for handling.  
Rev. 4890AS–GPS–09/05  
Note: This is a summary document. A complete document  
is available under NDA. For more information, please con-  
tact your local Atmel sales office.  

与ATR0621-7FQY相关器件

型号 品牌 描述 获取价格 数据表
ATR0621-EK1 ATMEL GPS Baseband Processor

获取价格

ATR0621P_08 ATMEL GPS Baseband GPS Baseband

获取价格

ATR0621P1 ATMEL GPS Baseband Processor

获取价格

ATR0621P1-7FHW ATMEL GPS Baseband Processor

获取价格

ATR0621P1-7FQY ATMEL GPS Baseband Processor

获取价格

ATR0621P-7FHW ATMEL GPS Baseband GPS Baseband

获取价格