5秒后页面跳转
ATLV7AI PDF预览

ATLV7AI

更新时间: 2024-09-28 13:05:43
品牌 Logo 应用领域
爱特美尔 - ATMEL
页数 文件大小 规格书
7页 194K
描述
Field Programmable Gate Array, 4400 Gates, CMOS, PQFP100, 1MM HEIGHT, PLASTIC, VQFP-100

ATLV7AI 技术参数

生命周期:Transferred零件包装代码:QFP
包装说明:LFQFP,针数:100
Reach Compliance Code:unknown风险等级:5.83
Is Samacsys:N其他特性:MAX 92 I/OS; 7000 AVAILABLE GATES
CLB-Max的组合延迟:1.3 nsJESD-30 代码:S-PQFP-G100
长度:14 mm等效关口数量:4400
端子数量:100最高工作温度:85 °C
最低工作温度:-40 °C组织:4400 GATES
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:1.27 mm最大供电电压:5.5 V
最小供电电压:0.7 V标称供电电压:1.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:14 mmBase Number Matches:1

ATLV7AI 数据手册

 浏览型号ATLV7AI的Datasheet PDF文件第2页浏览型号ATLV7AI的Datasheet PDF文件第3页浏览型号ATLV7AI的Datasheet PDF文件第4页浏览型号ATLV7AI的Datasheet PDF文件第5页浏览型号ATLV7AI的Datasheet PDF文件第6页浏览型号ATLV7AI的Datasheet PDF文件第7页 
Features  
Specifically Designed for Battery Powered Applications  
1.0 - 3.0 Volts and will Operate from 0.7 to 5.5 Volts  
Static Current Drain of <75 nA at 1.0 Volts  
200 MHz Maximum Toggle Frequency for Flip Flop at 1.5 Volts  
1.0 µ Drawn Gate Length CMOS Gate Arrays  
All Package Styles Offered Including TQFP and TAB  
Improved Product Testability Using Serial Scan, Boundary Scan,  
and JTAG  
ATLV Series  
Ultra Low  
Voltage  
Second Source Existing ASIC Design in Atmel's ATLV via Design  
Translation. Improved Performance and Lower Cost  
Description  
Gate Arrays  
The ATLV Series CMOS gate arrays employ 1.0 µ-drawn, double-level metal,  
Si-gate, CMOS technology processed in Atmel's U.S.-based, advanced  
manufacturing facility. The arrays utilize an enhanced channelless architecture  
which results in greater than 50 percent usable gates.  
ATLV2  
ATLV3  
ATLV5  
ATLV7  
ATLV10  
ATLV15  
ATLV20  
ATLV35  
Atmel's flexible design system uses industry design standards and is compatible  
with popular CAD/CAE software and hardware packages. The customer can  
start designing with the ATLV series today using existing CAD/CAE tools.  
ATLV Array Organization  
(1)  
(2)  
Device  
Number  
Raw  
Gates  
Routable  
Gates  
Max Pin  
Count  
Max I/O  
Pins  
Gate  
Speed  
ATLV2  
ATLV3  
2,000  
3,000  
1,400  
1,600  
2,800  
4,400  
6,600  
8,000  
12,000  
18,000  
44  
68  
36  
60  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
ATLV5  
5,000  
84  
76  
ATLV7  
7,000  
100  
120  
144  
160  
208  
92  
ATLV10  
ATLV15  
ATLV20  
ATLV35  
10,000  
15,000  
22,000  
35,000  
112  
136  
152  
192  
Notes: 1. Absolute maximum I/O pins is maximum pin count minus 8. Additional power  
and ground pins are assumed to be required to support simultaneous  
switching outputs as pin count increases.  
2. Nominal 2 input nand gate with a fan out of 2 at 1.5 volts, room temperature.  
0261B  

与ATLV7AI相关器件

型号 品牌 获取价格 描述 数据表
ATM-0007 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE
ATM-0018 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE
ATM-0020 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE
ATM-0031 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE
ATM-0052 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE
ATM-0055 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE
ATM-0059 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE
ATM-0068 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE
ATM-0073 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE
ATM-0087 ETC

获取价格

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE