ATF22V10C
Power Down AC Characteristics (1, 2, 3)
-5
-7
-10
Symbol Parameter
Min
5
Max
Min
7.5
0
Max
Min
10
0
Max
Units
ns
t
t
t
t
t
t
t
t
t
t
Valid Input Before PD High
Valid OE Before PD High
Valid Clock Before PD High
Input Don’t Care After PD High
OE Don’t Care After PD High
Clock Don’t Care After PD High
PD Low to Valid Input
IVDH
0
ns
GVDH
CVDH
DHIX
0
0
0
ns
5
5
7
7
10
10
10
10
25
25
30
ns
ns
DHGX
DHCX
DLIV
5
7
ns
5
7.5
20
20
25
ns
PD Low to Valid OE
15
15
20
ns
DLGV
DLCV
DLOV
PD Low to Valid Clock
ns
PD Low to Valid Output
ns
3. Clock and input transitions are ignored.
Notes: 1. Output data is latched and held.
2. HI-Z outputs remain HI-Z.
Output Test Loads:
Input Test Waveforms and
Measurement Levels
Commercial
tR, tF < 3 ns
Pin Capacitance (f = 1 MHz, T = 25°C) (1)
Typ
Max
Units
pF
Conditions
C
C
5
6
8
8
V
V
= 0V
IN
IN
pF
= 0V
OUT
OUT
Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.
Power Up Reset
The registers in the ATF22V10Cs are designed to reset
1. The V rise must be monotonic, and starts below
CC
during power up. At a point delayed slightly from V
0.7V,
CC
crossing V
, all registers will be reset to the low state.
RST
2. After reset occurs, all input and feedback setup times
must be met before driving the clock pin high, and
The output state will depend on the polarity of the output
buffer.
3. The clock must remain stable during t
.
PR
This feature is critical for state machine initialization. How-
ever, due to the asynchronous nature of reset and the un-
certainty of how V actually rises in the system, the fol-
CC
lowing conditions are required:
5