5秒后页面跳转
ATF1532AE-10 PDF预览

ATF1532AE-10

更新时间: 2024-01-25 06:28:58
品牌 Logo 应用领域
爱特美尔 - ATMEL 可编程逻辑器件
页数 文件大小 规格书
76页 1561K
描述
2nd Generation EE Complex Programmable Logic Devices

ATF1532AE-10 数据手册

 浏览型号ATF1532AE-10的Datasheet PDF文件第2页浏览型号ATF1532AE-10的Datasheet PDF文件第3页浏览型号ATF1532AE-10的Datasheet PDF文件第4页浏览型号ATF1532AE-10的Datasheet PDF文件第6页浏览型号ATF1532AE-10的Datasheet PDF文件第7页浏览型号ATF1532AE-10的Datasheet PDF文件第8页 
ATF15xxAE Family  
Figure 2. ATF15xxAE Family Macrocell with Enhanced Features In Red  
Product Terms and  
Select Mux  
Within each macrocell are five product terms. Each product term may receive as its inputs any  
combination of the signals from the switch matrix or regional foldback bus. The product term  
select multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic  
gates and control signals. The PTMUX programming is determined by the fitter software,  
which selects the optimum macrocell configuration.  
OR/XOR/  
CASCADE Logic  
Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-  
input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can  
be expanded to as many as 40 product terms with little additional delay.  
The macrocells XOR gate allows efficient implementation of compare and arithmetic func-  
tions. One input to the XOR comes from the OR sum term. The other XOR input can be a  
product term or a fixed high- or low-level. For combinatorial outputs, the fixed level input  
allows polarity selection. For registered functions, the fixed levels allow DeMorgan minimiza-  
tion of product terms. The XOR gate may be fed from the flip-flop output to emulate T- and JK-  
type flip-flops, or fed to the buried feedback to synthesize an extra latch.  
Foldback Bus  
Each macrocell can also generate a foldback product term. This signal goes to the regional  
bus and is available to the 16 macrocells in a given logic block. The foldback is an inverse  
polarity of one of the macrocells product terms. Although Cascade Logic is the preferred  
method for expanding the number of macrocell inputs to as many as 40, the 16 foldback terms  
in each region can also generate additional fan-in sum terms with nominal additional delay.  
5
2398E12/01  

与ATF1532AE-10相关器件

型号 品牌 获取价格 描述 数据表
ATF1532AE-10AC144 ATMEL

获取价格

EE PLD, 10ns, PQFP144, LOW PROFILE, PLASTIC, TQFP-144
ATF1532AE-10AI144 ATMEL

获取价格

EE PLD, 10ns, PQFP144, LOW PROFILE, PLASTIC, TQFP-144
ATF1532AE-10CC256 ATMEL

获取价格

EE PLD, 10ns, PBGA256, 1 MM PITCH, TBGA-256
ATF1532AE-10CI256 ATMEL

获取价格

EE PLD, 10ns, PBGA256, 1 MM PITCH, TBGA-256
ATF1532AE-10CTI256 ATMEL

获取价格

EE PLD, 10ns, 512-Cell, CMOS, PBGA256, 1 MM PITCH, TBGA-256
ATF1532AE-10QI208 ATMEL

获取价格

EE PLD, 10ns, 512-Cell, CMOS, PQFP208, PLASTIC, QFP-208
ATF1532AE-12 ATMEL

获取价格

2nd Generation EE Complex Programmable Logic Devices
ATF1532AE-12AC144 ATMEL

获取价格

EE PLD, 12ns, PQFP144, LOW PROFILE, PLASTIC, TQFP-144
ATF1532AE-12AI144 ATMEL

获取价格

EE PLD, 12ns, PQFP144, LOW PROFILE, PLASTIC, TQFP-144
ATF1532AE-12CC256 ATMEL

获取价格

EE PLD, 12ns, PBGA256, 1 MM PITCH, TBGA-256