5秒后页面跳转
ATF1516AS-15QC160 PDF预览

ATF1516AS-15QC160

更新时间: 2024-01-04 11:48:57
品牌 Logo 应用领域
爱特美尔 - ATMEL 可编程逻辑器件异步传输模式ATM时钟
页数 文件大小 规格书
11页 269K
描述
High Performance EE-Based CPLD

ATF1516AS-15QC160 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:PLASTIC, QFP-160
针数:160Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.92
最大时钟频率:100 MHzJESD-30 代码:S-PQFP-G160
长度:28 mm湿度敏感等级:1
端子数量:160最高工作温度:70 °C
最低工作温度:输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装形状:SQUARE封装形式:FLATPACK
峰值回流温度(摄氏度):225可编程逻辑类型:EE PLD
传播延迟:15 ns认证状态:Not Qualified
座面最大高度:3.97 mm标称供电电压:3 V
表面贴装:YES温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:28 mmBase Number Matches:1

ATF1516AS-15QC160 数据手册

 浏览型号ATF1516AS-15QC160的Datasheet PDF文件第1页浏览型号ATF1516AS-15QC160的Datasheet PDF文件第2页浏览型号ATF1516AS-15QC160的Datasheet PDF文件第3页浏览型号ATF1516AS-15QC160的Datasheet PDF文件第5页浏览型号ATF1516AS-15QC160的Datasheet PDF文件第6页浏览型号ATF1516AS-15QC160的Datasheet PDF文件第7页 
Product Terms and Select MUX  
The output enable multiplexer (MOE) controls the output  
enable signals. Any buffer can be permanently enabled for  
simple output operation. Buffers can also be permanently  
disabled to allow use of the pin as an input. In this configu-  
ration all the macrocell resources are still available, includ-  
ing the buried feedback, expander and CASCADE logic.  
The output enable for each macrocell can be selected as  
either of the two dedicated OE input pins as an I/O pin con-  
figured as an input, or as an individual product term.  
Each ATF1516AS macrocell has five product terms. Each  
product term receives as its inputs all signals from both the  
global bus and regional bus.  
The product term select multiplexer (PTMUX) allocates the  
five product terms as needed to the macrocell logic gates  
and control signals. The PTMUX programming is deter-  
mined by the design compiler, which selects the optimum  
macrocell configuration.  
Global Bus/Switch Matrix  
OR/XOR/CASCADE Logic  
The global bus contains all input and I/O pin signals as well  
as the buried feedback signal from all 256 macrocells.  
The Switch Matrix in each Logic Block receives as its  
inputs all signals from the global bus. Under software con-  
trol, up to 40 of these signals can be selected as inputs to  
the Logic Block.  
The ATF1516AS’s logic structure is designed to efficiently  
support all types of logic. Within a single macrocell, all the  
product terms can be routed to the OR gate, creating a 5-  
input AND/OR sum term. With the addition of the CASIN  
from neighboring macrocells, this can be expanded to as  
many as 40 product terms with a very small additional  
delay.  
Foldback Bus  
Each macrocell also generates a foldback product term.  
This signal goes to the regional bus and is available to 16  
macrocells. The foldback is an inverse polarity of one of the  
macrocell’s product terms. The 16 foldback terms in each  
region allows generation of high fan-in sum terms (up to 21  
product terms) with a small additional delay.  
The macrocell’s XOR gate allows efficient implementation  
of compare and arithmetic functions. One input to the XOR  
comes from the OR sum term. The other XOR input can be  
a product term or a fixed high or low level. For combinato-  
rial outputs, the fixed level input allows polarity selection.  
For registered functions, the fixed levels allow DeMorgan  
minimization of product terms. The XOR gate is also used  
to emulate T- and JK-type flip-flops.  
Flip Flop  
The ATF1516AS’s flip flop has very flexible data and con-  
trol functions. The data input can come from either the  
XOR gate, from a separate product term or directly from  
the I/O pin. Selecting the separate product term allows cre-  
ation of a buried registered feedback within a combinatorial  
output macrocell. (This feature is automatically imple-  
mented by the fitter software). In addition to D, T, JK and  
SR operation, the flip flop can also be configured as a flow-  
through latch. In this mode, data passes through when the  
clock is high and is latched when the clock is low.  
The clock itself can either be the Global CLK Signal (GCK)  
or an individual product term. The flip flop changes state on  
the clock’s rising edge. When the GCK signal is used as  
the clock, one of the macrocell product terms can be  
selected as a clock enable. When the clock enable function  
is active and the enable signal (product term) is low, all  
clock edges are ignored. The flip flop’s asynchronous reset  
signal (AR) can be either the Global Clear (GCLEAR), a  
product term, or always off. AR can also be a logic OR of  
GCLEAR with a product term. The asynchronous preset  
(AP) can be a product term or always off.  
Output Select and Enable  
The ATF1516AS macrocell output can be selected as reg-  
istered or combinatorial. The buried feedback signal can be  
either combinatorial or registered signal regardless of  
whether the output is combinatorial or registered.  
ATF1516AS/L  
4

与ATF1516AS-15QC160相关器件

型号 品牌 描述 获取价格 数据表
ATF1516AS-15QHC208 ATMEL High Performance EE-Based CPLD

获取价格

ATF1516AS-15QHI208 ATMEL High Performance EE-Based CPLD

获取价格

ATF1516AS-15QI160 ETC ASIC

获取价格

ATF1516AS-15UC192 ATMEL High Performance EE-Based CPLD

获取价格

ATF1516AS-15UI192 ATMEL High Performance EE-Based CPLD

获取价格

ATF1516ASL ATMEL High Performance EE-Based CPLD

获取价格