Datasheet > ATF1508ASZ-20AC100

ATF1508ASZ-20AC100

更新时间： 2022-11-25 11:18:27

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

ATF1508ASZ-20AC100 数据手册

Figure 1. ATF1508AS Macrocell

Programmable Pin-Keeper Option

for Inputs and I/Os

Speed/Power Management

The ATF1508AS has several built-in speed and power

management features. The ATF1508AS contains circuitry

that automatically puts the device into a low power stand-

by mode when no logic transitions are occurring. This not

only reduces power consumption during inactive periods,

but also provides a proportional power savings for most

applications running at system speeds below 5 - 10 MHz.

The ATF1508AS offers the option of programming all input

and I/O pins so that “pin keeper” circuits can be utilized.

When any pin is driven high or low and then subsequently

left floating, it will stay at that previous high or low level.

This circuitry prevents unused input and I/O lines from

floating to intermediate voltage levels, which cause unnec-

essary power consumption and system noise. The keeper

circuits eliminate the need for external pull-up resistors and

eliminate their DC power consumption.

To further reduce power, each ATF1508AS macrocell has

a Reduced Power bit feature. This feature allows individual

macrocells to be configured for maximum power savings.

This feature may be selected as a design option.

I/O Diagram

Input Diagram

ATF1508AS/Z

1...3 4 567 8 9...22

下载PDF