5秒后页面跳转
AT88SC0104C-09ET-XX-2.7 PDF预览

AT88SC0104C-09ET-XX-2.7

更新时间: 2024-01-15 09:44:31
品牌 Logo 应用领域
其他 - ETC 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数 文件大小 规格书
13页 141K
描述
EEPROM

AT88SC0104C-09ET-XX-2.7 技术参数

生命周期:Active包装说明:,
Reach Compliance Code:compliant风险等级:5.61
Base Number Matches:1

AT88SC0104C-09ET-XX-2.7 数据手册

 浏览型号AT88SC0104C-09ET-XX-2.7的Datasheet PDF文件第1页浏览型号AT88SC0104C-09ET-XX-2.7的Datasheet PDF文件第3页浏览型号AT88SC0104C-09ET-XX-2.7的Datasheet PDF文件第4页浏览型号AT88SC0104C-09ET-XX-2.7的Datasheet PDF文件第5页浏览型号AT88SC0104C-09ET-XX-2.7的Datasheet PDF文件第6页浏览型号AT88SC0104C-09ET-XX-2.7的Datasheet PDF文件第7页 
Description  
The AT88SC0104C member of the CryptoMemory family is a high-performance secure  
memory providing 1 Kbit of user memory with advanced security and cryptographic fea-  
tures built in. The user memory is divided into 4 zones, each of which may be  
individually set with different security access rights or combined together to provide  
space for 1 to 4 data files. The AT88SC0104C provides high security, low cost and ease  
of implementation for smart card applications without the need for a microprocessor  
operating system. The embedded cryptographic engine provides for a dynamic, sym-  
metric-mutual authentication between the device and host, as well as performing stream  
encryption for all data and passwords exchanged between the device and host. Up to  
four unique key sets may be used for these operations. The AT88SC0104C offers the  
ability to communicate with virtually any smart card reader using the asynchronous T = 0  
protocol defined in ISO 7816-3. For closed systems or applications using the device on  
a circuit board, the AT88SC0104C will also communicate using a synchronous two-wire  
protocol at clock speeds up to 1.5 MHz. In this communication mode, up to 15 devices  
may be connected and individually addressed on the same serial data bus. The two-wire  
protocol may also be used for high-speed personalization of the device in card form.  
Figure 1. Block Diagram  
Authentication,  
Encryption and  
Certification Unit  
VCC  
GND  
Random  
Generator  
Power  
Management  
Synchronous  
Interface  
Data Transfer  
SCL/CLK  
SDA/IO  
Password  
Verification  
Asynchronous  
ISO Interface  
EEPROM  
RST  
Reset Block  
Answer to Reset  
Pin Descriptions  
Supply Voltage (VCC  
Clock (SCL/CLK)  
)
The VCC input is a 2.7V to 5.5V positive voltage supplied by the host.  
In the asynchronous T = 0 protocol, the SCL/CLK input is used to provide the device  
with a carrier frequency f. The nominal length of one bit emitted on I/O is defined as an  
“elementary time unit” (ETU) and is equal to 372/f.  
When the synchronous protocol is used, the SCL/CLK input is used to positive edge  
clock data into the device and negative edge clock data out of the device.  
Serial Data (SDA/IO)  
The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and  
may be wired with any number of other open drain or open collector devices. An exter-  
nal pull-up resistor should be connected between SDA and VCC. The value of this  
resistor and the system capacitance loading the SDA bus will determine the rise time of  
SDA. This rise time will determine the maximum frequency during read operations. Low  
value pull-up resistors will allow higher frequency operations while drawing higher aver-  
age power supply current.  
Reset (RST)  
2
The AT88SC0104C provides an ISO 7816-3 compliant asynchronous answer to reset  
sequence. When the reset sequence is activated, the device will output the data pro-  
AT88SC0104C  
2021BS–SMEM–10/02