5秒后页面跳转
AS7C4096A-20JC PDF预览

AS7C4096A-20JC

更新时间: 2024-01-05 15:50:11
品牌 Logo 应用领域
ALSC 静态存储器
页数 文件大小 规格书
10页 325K
描述
5.0V 512K x 8 CMOS SRAM

AS7C4096A-20JC 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSOP2
包装说明:TSOP2, TSOP44,.46,32针数:44
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41Factory Lead Time:8 weeks
风险等级:5.41Is Samacsys:N
最长访问时间:20 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-G44JESD-609代码:e3/e6
长度:18.415 mm内存密度:4194304 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端子数量:44字数:524288 words
字数代码:512000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:512KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装等效代码:TSOP44,.46,32封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:5 V
认证状态:Not Qualified座面最大高度:1.2 mm
最大待机电流:0.01 A最小待机电流:4.5 V
子类别:SRAMs最大压摆率:0.1 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN/TIN BISMUTH端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:10.16 mm
Base Number Matches:1

AS7C4096A-20JC 数据手册

 浏览型号AS7C4096A-20JC的Datasheet PDF文件第3页浏览型号AS7C4096A-20JC的Datasheet PDF文件第4页浏览型号AS7C4096A-20JC的Datasheet PDF文件第5页浏览型号AS7C4096A-20JC的Datasheet PDF文件第7页浏览型号AS7C4096A-20JC的Datasheet PDF文件第8页浏览型号AS7C4096A-20JC的Datasheet PDF文件第9页 
AS7C4096A  
®
Write waveform 2 (CE controlled)9  
tWC  
tWR  
tAH  
tAW  
Address  
tAS  
tCW  
CE  
tWP  
WE  
DIN  
tDW  
Data valid  
tDH  
AC test conditions  
- Output load: see Figure B.  
- Input pulse level: GND to V - 0.5V. See Figures A and B.  
CC  
- Input rise and fall times: 2 ns. See Figure A.  
- Input and output timing reference levels: 1.5V.  
+5.0V  
Thevenin equivalent:  
168  
480  
V
- 0.5V  
GND  
DOUT  
255  
CC  
90%  
10%  
90%  
10%  
+1.728V  
DOUT  
C10  
2 ns  
Figure A: Input pulse  
GND  
Figure B: 5.0V Output load  
Notes  
1
2
3
4
5
6
7
8
9
During VCC power-up, a pull-up resistor to VCC on CE is required to meet ISB specification.  
For test conditions, see AC Test Conditions.  
tCLZ and tCHZ are specified with CL = 5pF as in Figure B. Transition is measured ±500 mV from steady-state voltage.  
This parameter is guaranteed, but not tested.  
WE is HIGH for read cycle.  
CE and OE are LOW for read cycle.  
Address valid prior to or coincident with CE transition Low.  
All read cycle timings are referenced from the last valid address to the first transitioning address.  
All write cycle timings are referenced from the last valid address to the first transitioning address.  
10 C = 30pF, except at high Z and low Z parameters, where C = 5pF.  
5/27/05, v. 1.1  
Alliance Semiconductor  
P. 6 of 10  

与AS7C4096A-20JC相关器件

型号 品牌 获取价格 描述 数据表
AS7C4096A-20JCN ALSC

获取价格

5.0V 512K x 8 CMOS SRAM
AS7C4096A-20JI ALSC

获取价格

5.0V 512K x 8 CMOS SRAM
AS7C4096A-20JIN ALSC

获取价格

5.0V 512K x 8 CMOS SRAM
AS7C4096A-20TC ALSC

获取价格

5.0V 512K x 8 CMOS SRAM
AS7C4096A-20TCN ALSC

获取价格

5.0V 512K x 8 CMOS SRAM
AS7C4096A-20TI ALSC

获取价格

5.0V 512K x 8 CMOS SRAM
AS7C4096A-20TIN ALSC

获取价格

5.0V 512K x 8 CMOS SRAM
AS7C4098 ALSC

获取价格

5V/3.3V 256K x 16 CMOS SRAM
AS7C4098-12 ALSC

获取价格

5V/3.3V 256K x 16 CMOS SRAM
AS7C4098-12JC ALSC

获取价格

5V/3.3V 256K x 16 CMOS SRAM