5秒后页面跳转
AS4C2M32SA PDF预览

AS4C2M32SA

更新时间: 2022-02-26 11:39:35
品牌 Logo 应用领域
ALSC 动态存储器
页数 文件大小 规格书
54页 5692K
描述
64Mb SDRAM AS4C2M32SA - 86pin TSOP II PACKAGE

AS4C2M32SA 数据手册

 浏览型号AS4C2M32SA的Datasheet PDF文件第3页浏览型号AS4C2M32SA的Datasheet PDF文件第4页浏览型号AS4C2M32SA的Datasheet PDF文件第5页浏览型号AS4C2M32SA的Datasheet PDF文件第7页浏览型号AS4C2M32SA的Datasheet PDF文件第8页浏览型号AS4C2M32SA的Datasheet PDF文件第9页 
AS4C2M32SA-6TIN  
AS4C2M32SA-6TCN  
AS4C2M32SA-7TCN  
Operation Mode  
Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 3  
shows the truth table for the operation commands.  
Table 3. Truth Table (Note (1), (2))  
Command  
BankActivate  
State CKEn-1 CKEn DQM(6) BA0,1 A10 A0-9 CS# RAS# CAS# WE#  
Idle(3)  
H
H
H
H
H
H
H
H
H
H
H
H
H
L
X
X
X
X
X
X
X
X
X
X
X
H
L
X
X
X
V
V
V
V
X
X
X
X
X
X
X
V
V
X
V
V
V
V
Row address  
L
L
L
L
L
L
L
L
L
L
H
L
L
H
L
H
L
H
L
X
H
L
X
X
L
L
H
H
H
L
H
L
BankPrecharge  
PrechargeAll  
Any  
L
H
L
X
X
Any  
L
L
Active(3)  
Active(3)  
Active(3)  
Active(3)  
Idle  
H
H
H
H
L
L
Column  
address  
(A0 ~ A7)  
Write  
Write and AutoPrecharge  
Read  
H
L
L
L
Column  
address  
(A0 ~ A7)  
L
H
H
L
Read and Autoprecharge  
Mode Register Set  
No-Operation  
H
L
OP code  
L
Any  
Active(4)  
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
H
H
X
L
H
H
X
L
H
L
Burst Stop  
Device Deselect  
AutoRefresh  
Any  
X
H
H
X
H
X
V
Idle  
SelfRefresh Entry  
SelfRefresh Exit  
Idle  
L
L
Idle  
H
X
H
X
V
X
H
X
V
(SelfRefresh)  
Clock Suspend Mode Entry  
Power Down Mode Entry  
Active  
Any(5)  
Active  
H
H
L
L
X
X
X
X
X
X
X
X
X
H
X
X
H
X
X
X
H
X
X
H
X
X
X
H
X
X
H
X
X
Clock Suspend Mode Exit  
Power Down Mode Exit  
L
L
H
H
X
X
X
X
X
X
X
X
Any  
(PowerDown)  
Data Write/Output Enable  
Data Mask/Output Disable  
Active  
Active  
H
H
X
X
L
X
X
X
X
X
X
H
Note: 1. V = Valid, X = Don't care, L = Logic low, H = Logic high  
2. CKEn signal is input level when commands are provided.  
CKEn-1 signal is input level one clock cycle before the commands are provided.  
3. These are states of bank designated by BA signal.  
4. Device state is 1, 2, 4, 8, and full page burst operation.  
5. Power Down Mode can not enter in the burst operation.  
When this command is asserted in the burst cycle, device state is clock suspend mode.  
6. DQM0-3  
Confidential  
-6/54-  
Rev.1.0 Sep. 2015  

与AS4C2M32SA相关器件

型号 品牌 描述 获取价格 数据表
AS4C2M32SA-6TCN ALSC 64Mb SDRAM AS4C2M32SA - 86pin TSOP II PACKAGE

获取价格

AS4C2M32SA-6TIN ALSC 64Mb SDRAM AS4C2M32SA - 86pin TSOP II PACKAGE

获取价格

AS4C2M32SA-7TCN ALSC 64Mb SDRAM AS4C2M32SA - 86pin TSOP II PACKAGE

获取价格

AS4C32M16D1A ALSC 32M x 16 bit DDR Synchronous DRAM

获取价格

AS4C32M16D1A-5TCN ALSC Internal pipeline architecture

获取价格

AS4C32M16D1A-5TIN ALSC Internal pipeline architecture

获取价格