AN87C196

更新时间： 2024-01-05 10:21:32

品牌	Logo	应用领域
英特尔 - INTEL		微控制器
页数	文件大小	规格书
19页	431K
描述
CHMOS 16-BIT MICROCONTROLLER

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

AN87C196 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	LCC	包装说明：	QCCJ, LDCC52,.8SQ
针数：	52	Reach Compliance Code：	unknown
HTS代码：	8542.31.00.01	风险等级：	5.7
Is Samacsys：	N	Base Number Matches：	1

AN87C196 数据手册

AUTOMOTIVE

3.0 SIGNALS

Table 4. Signal Descriptions

Description

Name

Type

ACH7:2

Analog Channels

These signals are analog inputs to the A/D converter.

The A/D inputs share package pins with port 0. These pins may individually be

used as analog inputs (ACHx) or digital inputs (P0.y). While it is possible for the

pins to function simultaneously as analog and digital inputs, this is not

recommended because reading port 0 while a conversion is in process can

produce unreliable conversion results.

The ANGND and V_REFpins must be connected for the A/D converter and port 0

to function.

ACH7:2 share package pins with the following signals: ACH2/P0.2, ACH3/P0.3,

ACH4/P0.4/PMODE.0, ACH5/P0.5/PMODE.1, ACH6/P0.6/PMODE.2, and

ACH7/P0.7/PMODE.3.

AD15:0

I/O

Address/Data Lines

These pins provide a multiplexed address and data bus. During the address

phase of the bus cycle, address bits 0–15 are presented on the bus and can be

latched using ALE or ADV#. During the data phase, 8- or 16-bit data is

transferred.

AD7:0 share package pins with P3.7:0 and PBUS.7:0; AD15:8 share package

pins with P4.7:0 and PBUS.15:8.

ADV#

Address Valid

This active-low output signal is asserted only during external memory

accesses. ADV# indicates that valid address information is available on the

system address/data bus. The signal remains low while a valid bus cycle is in

progress and is returned high as soon as the bus cycle completes.

An external latch can use this signal to demultiplex the address from the

address/data bus. A decoder can also use this signal to generate chip selects

for external memory.

ADV# shares a package pin with P5.0 and ALE.

Auto Increment

AINC#

During slave programming, this active-low input enables the auto-increment

feature. (Auto increment allows reading or writing of sequential OTPROM

locations, without requiring address transactions across the PBUS for each

read or write.) AINC# is sampled after each location is programmed or dumped.

If AINC# is asserted, the address is incremented and the next data word is

programmed or dumped.

AINC# shares package pins with P2.4 and RXJ1850.

Address Latch Enable

ALE

This active-high output signal is asserted only during external memory cycles.

ALE signals the start of an external bus cycle and indicates that valid address

information is available on the system address/data bus.

An external latch can use this signal to demultiplex the address from the

address/data bus.

ALE shares a package pin with P5.0 and ADV#.

PRODUCT PREVIEW

1...4 5 678 9 10...19

下载PDF

与AN87C196相关器件

型号	品牌	描述	获取价格	数据表
AN87C196CA	ETC	16-Bit Microcontroller	获取价格
AN87C196CA18	ETC	Microcontroller	获取价格
AN87C196CA20	ETC	16-Bit Microcontroller	获取价格
AN87C196JQ	ETC	16-Bit Microcontroller	获取价格
AN87C196JR	ETC	16-Bit Microcontroller	获取价格
AN87C196JT	ROCHESTER	Microcontroller, 16-Bit, OTPROM, 16MHz, CMOS, PQCC52, PLASTIC, LCC-52	获取价格