P R E L I M I N A R Y
TABLE OF CONTENTS
Figure 7. Toggle Bit Algorithm........................................................ 33
DQ2: Toggle Bit II ................................................................... 34
Reading Toggle Bits DQ6/DQ2 ...............................................34
DQ5: Exceeded Timing Limits ................................................ 34
DQ3: Sector Erase Timer ....................................................... 34
Table 15. Write Operation Status ................................................... 35
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 36
Figure 8. Maximum Negative Overshoot Waveform ...................... 36
Figure 9. Maximum Positive Overshoot Waveform........................ 36
Flash DC Characteristics . . . . . . . . . . . . . . . . . . 37
CMOS Compatible ..................................................................37
Figure 10. ICC1 Current vs. Time (Showing Active and
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 5
MCP Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . 5
Flash memory Block Diagram . . . . . . . . . . . . . . . 6
Connection Diagram . . . . . . . . . . . . . . . . . . . . . . . . 7
Special Package Handling Instructions .................................... 7
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 9
MCP Device Bus Operations . . . . . . . . . . . . . . . . .9
Table 2. Device Bus Operations—Flash Word Mode, CIOf = V ;
IH
PSRAM Byte Mode, CIOs = V ....................................................11
SS
Table 3. Device Bus Operations—Flash Byte Mode, CIOf = V ;
SS
PSRAM Word Mode, CIOs = V ..................................................12
CC
Table 4. Device Bus Operations—Flash Byte Mode, CIOf = V ;
IL
PSRAM Byte Mode, CIOs = V ....................................................13
Automatic Sleep Currents)............................................................. 38
Figure 11. Typical ICC1 vs. Frequency............................................ 38
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 12. Test Setup.................................................................... 40
Figure 13. Input Waveforms and Measurement Levels ................. 40
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 41
Pseudo SRAM CE#s Timing ...................................................41
Figure 14. Timing Diagram for Alternating
Between Pseudo SRAM to Flash................................................... 41
Read-Only Operations ...........................................................42
Figure 15. Read Operation Timings ............................................... 42
Hardware Reset (RESET#) .................................................... 43
Figure 16. Reset Timings ............................................................... 43
Word/Byte Configuration (CIOf) ..............................................44
Figure 17. CIOf Timings for Read Operations................................ 44
Figure 18. CIOf Timings for Write Operations................................ 44
Erase and Program Operations ..............................................45
Figure 19. Program Operation Timings.......................................... 46
Figure 20. Accelerated Program Timing Diagram.......................... 46
Figure 21. Chip/Sector Erase Operation Timings .......................... 47
Figure 22. Back-to-back Read/Write Cycle Timings ...................... 48
Figure 23. Data# Polling Timings (During Embedded Algorithms). 48
Figure 24. Toggle Bit Timings (During Embedded Algorithms)...... 49
Figure 25. DQ2 vs. DQ6................................................................. 49
Temporary Sector Unprotect .................................................. 50
Figure 26. Temporary Sector Unprotect Timing Diagram .............. 50
Figure 27. Sector/Sector Block Protect and
Unprotect Timing Diagram ............................................................. 51
Alternate CE#f Controlled Erase and Program Operations ....52
Figure 28. Flash Alternate CE#f Controlled Write (Erase/Program)
Operation Timings.......................................................................... 53
Power Up Time ....................................................................... 54
Read Cycle .............................................................................54
Figure 29. Pseudo SRAM Read Cycle—Address Controlled......... 54
Read Cycle .............................................................................55
Figure 30. Pseudo SRAM Read Cycle........................................... 55
Write Cycle .............................................................................56
Figure 31. Pseudo SRAM Write Cycle—WE# Control................... 56
Figure 32. Pseudo SRAM Write Cycle—CE1#s Control................ 57
Figure 33. Pseudo SRAM Write Cycle—
UB#s and LB#s Control.................................................................. 58
Flash Erase And Programming Performance . . 59
Latchup Characteristics. . . . . . . . . . . . . . . . . . . . 59
Package Pin Capacitance. . . . . . . . . . . . . . . . . . . 59
Flash Data Retention . . . . . . . . . . . . . . . . . . . . . . 59
SRAM Data Retention . . . . . . . . . . . . . . . . . . . . . 60
Figure 34. CE1#s Controlled Data Retention Mode....................... 60
SS
Flash Device Bus Operations . . . . . . . . . . . . . . .13
Requirements for Reading Array Data ...................................13
Writing Commands/Command Sequences ............................14
Accelerated Program Operation ..........................................14
Autoselect Functions ...........................................................14
Simultaneous Read/Write Operations with Zero Latency .......14
Automatic Sleep Mode ...........................................................15
RESET#: Hardware Reset Pin ...............................................15
Output Disable Mode .............................................................. 15
Table 5. Am29DL640G Sector Architecture ....................................15
Table 6. Bank Address ....................................................................18
Table 7. SecSi Sector Addresses ...............................................18
Table 8. Am29DL640G Boot Sector/Sector Block Addresses for Pro-
tection/Unprotection ........................................................................19
Write Protect (WP#) ................................................................20
Table 9. WP#/ACC Modes ..............................................................20
Temporary Sector Unprotect ..................................................20
Figure 1. Temporary Sector Unprotect Operation........................... 20
Figure 2. In-System Sector Protect/Unprotect Algorithms .............. 21
SecSi™ (Secured Silicon) Sector
Flash Memory Region ............................................................ 22
Figure 3. SecSi Sector Protect Verify.............................................. 23
Hardware Data Protection ......................................................23
Low V Write Inhibit ...........................................................23
CC
Write Pulse “Glitch” Protection ............................................23
Logical Inhibit ......................................................................23
Power-Up Write Inhibit .........................................................23
Common Flash Memory Interface (CFI) . . . . . . .23
Flash Command Definitions . . . . . . . . . . . . . . . . 27
Reading Array Data ................................................................27
Reset Command .....................................................................27
Autoselect Command Sequence ............................................27
Enter SecSi™ Sector/Exit SecSi Sector
Command Sequence .............................................................. 27
Byte/Word Program Command Sequence ............................. 28
Unlock Bypass Command Sequence .................................. 28
Figure 4. Program Operation .......................................................... 29
Chip Erase Command Sequence ........................................... 29
Sector Erase Command Sequence ........................................29
Erase Suspend/Erase Resume Commands ........................... 30
Figure 5. Erase Operation............................................................... 30
Flash Write Operation Status . . . . . . . . . . . . . . . . 32
DQ7: Data# Polling ................................................................. 32
Figure 6. Data# Polling Algorithm ................................................... 32
DQ6: Toggle Bit I ....................................................................33
May 13, 2003
Am45DL6408G
3
5秒后页面跳转
VIPER22A的资料手册解读、引脚参数说明、代换型号推荐
ADS1256的资料手册解读、采集电压范围、读数变化原因分析及实际测量遇到的问题
MAX6675资料手册参数详解、引脚配置说明
LM258引脚图及功能介绍、主要参数分析
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
