5秒后页面跳转
ALD555 PDF预览

ALD555

更新时间: 2024-02-01 21:44:39
品牌 Logo 应用领域
先进线性 - ALD /
页数 文件大小 规格书
4页 39K
描述
112dB 192kHz 24-BIT SCH DAC

ALD555 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:, DIE OR CHIPReach Compliance Code:unknown
风险等级:5.92最高工作温度:70 °C
最低工作温度:封装等效代码:DIE OR CHIP
电源:5 V认证状态:Not Qualified
子类别:Analog Waveform Generation Functions标称供电电压 (Vsup):5 V
技术:CMOS温度等级:COMMERCIAL
Base Number Matches:1

ALD555 数据手册

 浏览型号ALD555的Datasheet PDF文件第2页浏览型号ALD555的Datasheet PDF文件第3页浏览型号ALD555的Datasheet PDF文件第4页 
A
L
D
DVANCED  
INEAR  
EVICES, INC.  
ALD555  
HIGH SPEED CMOS TIMER  
GENERAL DESCRIPTION  
APPLICATIONS  
High speed one-shot (monostable)  
pulse generation  
• Precision timing  
• Sequential timing  
• Long delay timer  
• Pulse width and pulse position  
modulation  
• Missing pulse detector  
• Frequency divider  
TheALD555timerisahighperformancemonolithictimingcircuitbuiltwith  
advanced silicon gate CMOS technology. It offers the benefits of high  
input impedance, thereby allowing smaller timing capacitors and longer  
timing cycle; high speed, with typical cycle time of 500ns; low power  
dissipation for battery operated environment; reduced supply current  
spikes, allowing smaller and lower cost decoupling capacitors. It is  
capable of producing accurate time delays and oscillations in both  
monostable and astable operation. It operates in the one-shot (mono-  
stable) mode or 50% duty cycle free running oscillation mode with a single  
resistor and one capacitor. The inputs and outputs are fully compatible  
with CMOS, NMOS or TTL logic.  
PIN CONFIGURATION  
There are three matched internal resistors (approximately 200Keach)  
that set the threshold and trigger levels at two-thirds and one-third  
+
respectively of V These levels can be adjusted by using the control  
.
terminal (pin 5). When the trigger input is below the trigger level, the  
output is in the high state and sourcing 2mA. When threshold input is  
above the threshold level at the same time the trigger input is above the  
trigger level, the internal flip-flop is reset, the output goes to the low state  
andsinksupto10mA. Theresetinputoverridesallotherinputsandwhen  
it is active (reset voltage less than 1V), the output is in the low state.  
+
V
GROUND  
TRIGGER  
OUTPUT  
RESET  
1
2
3
4
8
7
6
5
DISCHARGE  
THRESHOLD  
CONTROL  
TOP VIEW  
DA, PA, SA PACKAGE  
FEATURES  
• Functional equivalent to NE555 with greatly expanded high  
and low frequency ranges  
• High speed, low power, monolithic CMOS technology  
• Low supply current 100µA typical  
• Extremely low trigger, threshold and reset currents -- 1pA typical  
• High speed operation -- 2MHz oscillation  
• Low operating supply voltage 2 to 12V  
BLOCK DIAGRAM  
+
V
• Operates in both monostable and astable modes  
• Fixed 50% duty cycle or adjustable duty cycle  
CMOS, NMOS and TTL compatible input/output  
• High discharge sinking current (80mA)  
RESET  
(4)  
(8)  
THRESHOLD  
(6)  
R
S
R
R
CONTROL  
(5)  
OUTPUT  
(3)  
• Low supply current spikes  
DISCHARGE  
(7)  
TRIGGER  
(2)  
ORDERING INFORMATION  
Operating Temperature Range *  
R
-55°C to +125°C  
0°C to +70°C  
0°C to +70°C  
GND  
(1)  
8-Pin  
8-Pin  
8-Pin  
CERDIP  
Package  
Small Outline  
Package (SOIC)  
Plastic Dip  
Package  
ALD555 DA  
ALD555 SA  
ALD555 PA  
* Contact factory for industrial temperature range  
© 1998 Advanced Linear Devices, Inc. 415Tasman Drive, Sunnyvale, California 94089 -1706 Tel: (408) 747-1155 Fax: (408) 747-1286 http://www.aldinc.com  

与ALD555相关器件

型号 品牌 获取价格 描述 数据表
ALD555-1DA ETC

获取价格

Analog Timer Circuit
ALD555-1PA ETC

获取价格

Analog Timer Circuit
ALD555-1SA ETC

获取价格

Analog Timer Circuit
ALD555CA ETC

获取价格

Analog Timer Circuit
ALD555DA ALD

获取价格

112dB 192kHz 24-BIT SCH DAC
ALD555PA ALD

获取价格

112dB 192kHz 24-BIT SCH DAC
ALD555PB ETC

获取价格

Analog Timer Circuit
ALD555SA ALD

获取价格

112dB 192kHz 24-BIT SCH DAC
AL-D5W-K FUJITSU

获取价格

MINIATURE RELAY 2 POLES-1 to 2 A (FOR SIGNAL SWITCHING)
ALD60 ASTRODYNE

获取价格

60W, Single Output, Class 2 LED Drivers