5秒后页面跳转
AK4205EN PDF预览

AK4205EN

更新时间: 2022-02-26 12:48:25
品牌 Logo 应用领域
AKM /
页数 文件大小 规格书
25页 919K
描述
Ultra Low Noise and Distortion Headphone Amp with Analog Switch

AK4205EN 数据手册

 浏览型号AK4205EN的Datasheet PDF文件第3页浏览型号AK4205EN的Datasheet PDF文件第4页浏览型号AK4205EN的Datasheet PDF文件第5页浏览型号AK4205EN的Datasheet PDF文件第7页浏览型号AK4205EN的Datasheet PDF文件第8页浏览型号AK4205EN的Datasheet PDF文件第9页 
[AK4205]  
6. Absolute Maximum Ratings  
(AVSSA=AVSSB=RVSS=SWVSS=0V; Note 3)  
Parameter  
Symbol  
RVDD  
PVDDA  
PVDDB  
PVEEA  
PVEEB  
SWVDD  
IIN1  
Min.  
Max.  
Unit  
Power Supplies  
Headphone Positive  
Headphone Negative  
7.0  
V
0.3  
0.3  
V
6.0  
Switch  
4.0  
10  
200  
V
mA  
mA  
0.3  
-
-
(Note 4)  
(Note 5)  
(Note 6)  
(Note 7)  
(Note 8)  
(Note 9)  
(Note 9)  
(Note 10)  
(Note 9)  
(Note 11)  
Input Current  
IIN2  
VINA1  
VINA2  
VINA3  
VIND  
RVDD+0.3 or 7.0  
SWVDD+0.3 or 4.0  
SWVDD+0.3 or 4.0  
SWVDD+0.3 or 4.0  
V
V
V
V
0.3  
3.1  
0.3  
0.3  
Analog Input Voltage  
Digital Input Voltage  
Ambient Temperature (powered applied)  
Storage Temperature  
Junction Temperature  
Ta  
Tstg  
Tj  
85  
40  
65  
-
-
C  
C  
C  
150  
125  
500  
Maximum Power Dissipation (Note 12)  
Pd  
mW  
Note 3. All voltages are with respect to ground.  
AVSSA, AVSSB, RVSS and SWVSS must be connected to the same analog ground plane.  
RVDD/PVDDA/PVDDB and PVEEA/PVEEB must be connected to the same analog power  
supplies each.  
Note 4. Except RVDD, PVDDA, PVDDB, SWVDD, SWINA, SWINB, AUXA and AUXB pins  
Note 5. SWINA, SWINB, AUXA and AUXB pins  
Note 6. PINA, NINA, PINB and NINB pins  
Note 7. The maximum value of VINA1 is (RVDD+0.3)V or 7.0V, whichever is lower.  
Note 8. SWINA, SWINB, AUXA and AUXB pins at ON state  
Note 9. The maximum value of VINA2, VINA3 and VIND is (SWVDD+0.3)V or 4.0V, whichever is lower.  
Note 10. SWINA, SWINB, AUXA and AUXB pins at OFF state  
Note 11. RSTN, SEL, MUTEN pins  
Note 12.This value is the internal loss of the AK4205, excluding the consumption of external dumping  
resistance and headphone. The maximum allowable junction temperature of the AK4205 is 125  
C. The θja (Junction to Ambient) in JESD51-9(2p2s) is 39.6 C/W, and the internal  
temperature rise is 0.5W × 39.6 = 19.8 C.  
WARNING: Operation at or beyond these limits may result in permanent damage to the device.  
Normal operation is not guaranteed at these extremes.  
016012367-E-00  
2016/12  
- 6 -  
 
 
 
 
 
 
 
 
 
 

与AK4205EN相关器件

型号 品牌 描述 获取价格 数据表
AK42064HN-10 ACCUTEK DRAM Module, 64KX2, 100ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格

AK42064HN-10LP ACCUTEK DRAM Module, 64KX2, 100ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格

AK42064HN-12 ACCUTEK DRAM Module, 64KX2, 120ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格

AK42064HN-12LP ACCUTEK DRAM Module, 64KX2, 120ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格

AK42064HN-15 ACCUTEK DRAM Module, 64KX2, 150ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格

AK42064HN-15LP ACCUTEK DRAM Module, 64KX2, 150ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18

获取价格