Datasheet > AK4205EN

AK4205EN

更新时间： 2022-02-26 12:48:25

品牌	Logo	应用领域
AKM		/
页数	文件大小	规格书
25页	919K
描述
Ultra Low Noise and Distortion Headphone Amp with Analog Switch

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AK4205EN 数据手册

[AK4205]

■ Pin Functions

No.

Pin Name

I/O

Function

NINA

PINA

Negative Analog Input A Pin

Positive Analog Input A Pin

Analog Ground A Pin

AVSSA

No Connect pin. This pin should be connected to VSS.

Reference Power Supply, 4.5 ~ 6.5 V

Reference Ground Pin

RVDD

RVSS

AVSSB

PINB

Analog Ground B Pin

Positive Analog Input B Pin

NINB

PVEEB

AMPOUTB

PVDDB

Negative Analog Input B Pin

No Connect pin. This pin should be connected to VSS.

Headphone Amp Negative Power Supply B Pin, -4.5 ~ -5.5 V

Headphone Amp Output B Pin

Headphone Amp Positive Power Supply B Pin, 4.5 ~ 6.5 V

No Connect pin. This pin should be connected to VSS.

HiFi Path Switch Input B Pin

AUX Path Switch Input B Pin

Switch Output B Pin

No Connect pin. This pin should be connected to VSS.

HiFi/AUX Path Select Pin

SWINB

AUXB

SWOUTB

SEL

“H”: HiFi Path (SWINA/B pins), “L”: AUX Path (AUXA/B pins)

SWVSS

SWVDD

CAPSS

Switch Ground Pin

Switch Power Supply Pin, 3.0 ~ 3.6 V

Soft Start Capacitor Terminal Pin

No Connect pin. This pin should be connected to VSS.

Switch Output A Pin

SWOUTA

AUXA

SWINA

AUX Path Switch Input A Pin

Hi-Fi Path Switch Input A Pin

No Connect pin. This pin should be connected to VSS.

Headphone-Amp Positive Power Supply A Pin, 4.5 ~ 6.5 V

Headphone-Amp Output A Pin

Headphone-Amp Negative Power Supply A Pin, -4.5 ~ -5.5 V

Reset Pin

PVDDA

AMPOUTA

PVEEA

RSTN

When “L”, the AK4205 is held in reset.

The AK4205 must be always reset upon power-up.

Mute Control pin

MUTEN

“H”: Normal Operation

“L”: SWOUTA and SWOUTB pins are mute state.

The exposed pad on the bottom surface of the package should be

connected to VSS. (Note 2)

Exposed Pad

Note 1. All digital input pins (SEL, RSTN, MUTEN pins) expect analog input/output pins (NINA, PINA,

PINB, NINB, SWINB, AUXB, AUXA, SWINA) should not be left floating. I/O pins should be

processed appropriately.

Note 2. Exposed Pad is not connected to VSS internally.

016012367-E-00

2016/12

- 5 -

1 2 3 456 7 8...25

下载PDF

与AK4205EN相关器件

型号	品牌	描述	获取价格	数据表
AK42064HN-10	ACCUTEK	DRAM Module, 64KX2, 100ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18	获取价格
AK42064HN-10LP	ACCUTEK	DRAM Module, 64KX2, 100ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18	获取价格
AK42064HN-12	ACCUTEK	DRAM Module, 64KX2, 120ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18	获取价格
AK42064HN-12LP	ACCUTEK	DRAM Module, 64KX2, 120ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18	获取价格
AK42064HN-15	ACCUTEK	DRAM Module, 64KX2, 150ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18	获取价格
AK42064HN-15LP	ACCUTEK	DRAM Module, 64KX2, 150ns, NMOS, CDIP18, HERMETIC SEALED, CERAMIC, DIP-18	获取价格